VHDL Implementation of a Modified Reed-Solomon Coding Algorithm with Considerably Reduced Latency for Short-Reach Optical Communications

Bo Zheng

Master of Electrical Engineering

Electrical and Computer Engineering

McGill University

Montreal,Quebec

2017-07

A thesis submitted to McGill University in partial fulfillment of requirements of the degree of Master of Electrical Engineering

 $\bigodot Bo$ Zheng, 2017

ACKNOWLEDGEMENTS

I would first like to thank Prof. Odile Liboiron-Ladouceur who has always been incredibly kind, generous and helpful. She always cares my perspectives like my friend and she always supports me like my family. It was the inspiration she gave me that led me to the world of research. It was the tremendous pleasure of working with her that made that decision the best one I have ever made. I would also like to thank Prof. Warren Gross and Carlo Condo who offered guidance and help in this research. Their comments and corrections are significant to my thesis. My gratitude also goes to Rubana Priti, Yuli Xiong, Bahaa Radi and all other colleagues in my group, not only for the knowledge they shared with me but also for the kindness they treated me with. Last but not least, I'm grateful to my parents and my girlfriend for their support and love. I'm so lucky to have them in my life.

ABSTRACT

Error correction codes have been a necessary part of most optical communication systems. In their implementations, latency is always one of the top challenges, especially for short-reach optical communications. This concern is not only because of the constant demand for faster Internet speed but also because the exponential increase in Internet traffic is mainly driven by emerging applications like streaming video, social networking, and cloud computing, which is all data intensive and require high interaction between the servers. Research teams have come up with some solutions to reduce latency, but most of them considerably increase hardware costs and thus are limited. Nevertheless, a novel class of generalized Reed-Solomon (RS) codes was introduced with faster encoding and decoding algorithm. This low-latency RS codes can run the entire encoding and most parts of the decoding algorithm in parallel with only a slight increase in hardware costs. The speed-up effect is superior and for codes over $GF(2^8)$, for example, the coefficient can be as large as 15. In this thesis, the algorithm is explained in details with numerous examples. A verification of the algorithm in MATLAB using high-level coding technique is introduced, and a BER performance test is discussed. After that, the topic moves forward to the focus of the thesis: its VHDL implementation. Low-latency RS(255, 225) encoders and decoders with different speed-up coefficients are implemented and illustrated in the thesis. The latency results and hardware costs are compared and discussed. Specifically, it is shown that for decoders, a latency reduction from 540 to 70 clock cycles have been achieved with a reasonable increase in hardware costs.

ABRÉGÉ

Les codes de correction d'erreurs ont toujours fait partis de la majorité des systèmes de communication optiques. Dans leur exécution, la latence a toujours été l'un des plus grands problèmes, notamment pour les communications optiques de courte distance. Cette préoccupation n'est pas seulement due à la hausse de la demande de l'Internet plus rapide, mais aussi par le fait que la hausse exponentielle du trafic en ligne est causée par les applications émergentes comme les vidéos en ligne, les médiaux sociaux et le informatique en nuage, c'est-à-dire l'information virtuelle, et ces derniers ont besoin de beaucoup d'espace sur le web et demandent d'interagir souvent entre les machines. Des équipes de recherche ont mis énormément d'effort et ont trouvé des solutions, mais la plupart demandent d'augmenter les coûts des matériaux et donc sont très limités. Toutefois, une nouvelle classe de Reed-Solomon (RS) de codes été introduit avec un algorithme capable de décrypter et d'encoder plus efficacement. Ce code RS avec faible latence est capable d'exécuter un encodage complet en plus de la plupart de l'algorithme du décodage en parallèle avec seulement une petite hausse en coûts. L'augmentation de la vitesse d'exécution est supérieure et le coefficient, par exemple, peut être aussi large que 15 pour les codes an haut de $GF(2^8)$. Dans cette thèse, l'algorithme est expliqué en détail avec plusieurs exemples. Une vérification de l'algorithme sur MATLAB utilisant du codage de niveau avancé est introduite et un examen sur sa performance BER est discutée. Après cela, le sujet avance sur l'aspect important de la thèse: l'implémentation du VHDL. La latence faible RS(255, 225) d'encodage et de décodage avec des coefficients d'augmentation de vitesse ont été implémentée et illustrée. Les résultats de la latence et les coûts de matériaux correspondent sont comparés et discutés. Spécifiquement,

il est démontré par les décodeurs qu'une réduction de la latence de 540 à 70 cycles a été atteinte avec une hausse acceptable des couts des matériaux.

CONTRIBUTION AND CONTENTS OF THE THESIS

The thesis is done solely by the author (Bo Zheng). It starts with a general investigation of error correction codes and short-reach optical communication in Chapter 1. Then latency challenges in this area, as well as solutions developed so far, are introduced. In Chapter 2, conventional RS codes are reviewed along with Galois Fields (GF). Up to this point, readers should be fully prepared to explore low-latency RS codes in Chapter 3. Besides the definition and proof of low-latency RS codes, comprehensive instructions of encoding and decoding algorithms are also provided with examples. Afterward, it is time to discuss implementation. The information first focuses on algorithm verification in MATLAB, and then the testing for BER performance within communication system toolbox is presented. In Chapter 4, the VHDL implementation is presented with the code construction and result analysis. Finally, the results are summarized, and a conclusion is given in Chapter 5 along with future direction for the work.

ABBREVIATIONS

AWGN	additive white Gaussian noise
BCH	Bose, Chaudhuri, and Hocquenghem
BER	bit error rate
\mathbf{BM}	Berlekamp-Massey
\mathbf{DFT}	discrete Fourier transform
ECC	error correction codes
EDFA	erbium-doped fiber amplifier
EMI	electromagnetic interference
FEC	forward error correction
FPGA	field programmable gate array
\mathbf{FSM}	finite state machine
\mathbf{FTTH}	fiber to the home
\mathbf{GF}	Galois field
\mathbf{GRS}	generalized Reed-Solomon
\mathbf{IDFT}	inverse discrete Fourier transform
LFSR	linear feedback shift register
\mathbf{LUT}	look-up table
MDS	maximum distance separable
PAM	pulse amplitude modulation
\mathbf{RS}	Reed-Solomon
\mathbf{SNR}	signal-to-noise ratio
VHDL	VHSIC hardware description language
WDM	wavelength division multiplexing

TABLE OF CONTENTS

ACK	NOWI	LEDGEMENTS	ii
ABSTRACT			
ABRÉGÉ iv			
CON	TRIBU	UTION AND CONTENTS OF THE THESIS	vi
ABB	REVIA	ATIONS	vii
LIST	OF T	TABLES	х
LIST	OF F	IGURES	xi
1	Introd	luction	1
	1.1 1.2 1.3 1.4	Error Correction Codes	$ \begin{array}{c} 1 \\ 2 \\ 4 \\ 5 \end{array} $
2	Conve	entional Reed-Solomon Codes	8
	2.1 2.2 2.3	The Concept of Reed-Solomon Codes	8 9 15 16 18
3	Low-L	Latency Reed-Solomon Codes	26
	3.1 3.2	Concept and ProofAlgorithm Description3.2.1Encoding Algorithm3.2.2Decoding Algorithm	26 31 32 36
	3.3	Algorithm Verification in MATLAB and BER Performance3.3.1 Implementation of the Encoder in MATLAB3.3.2 Implementation of the Decoder in MATLAB3.3.3 BER Performance	50 51 55 62
	3.4	Solutions to Arbitrary k and r	$\begin{array}{c} 65\\ 65 \end{array}$

		3.4.2	$r \neq 0 \mod p$	66
4	VHDI	Implei	mentation of Low-Latency $RS(255,225)$	67
	4.1	VHDL Implementation of Galois Field Arithmetics		
		4.1.1	VHDL Implementation of a Galois Field Adder	67
		4.1.2	VHDL Implementation of a Galois Field Multiplier .	68
		4.1.3	VHDL Implementation of a Galois Field Inverter	73
	4.2	Encode	er Implementation	73
		4.2.1	Implementations with Speed-Up Coefficient $p = 3$.	76
		4.2.2	Implementations with Speed-Up Coefficients $p = 5$	
			and $p = 15 \dots \dots$	87
	4.3	Synthe	sis and Simulations Results for the Encoder	88
	4.4 Decoder Implementation			92
		4.4.1	Implementation with Speed-Up Coefficient $p=3$	92
		4.4.2	Implementations with Speed-Up Coefficient $p = 5$	
			and $p = 15 \dots \dots$	116
	4.5	Synthe	sis and Simulations Results for the Decoder	120
5	Concl	usion .		125
App	endix A	A		128
App	endix I	3		131
Δ		r		100
Арр	enaix (133
App	endix I)		134
Refe	rences			136

LIST OF TABLES

<u>p</u>	age
Default primitive polynomial for different order m in MATLAB.	12
Three representations for the elements of $GF(2^4)$ with the primitive polynomial $p(X) = X^4 + X + 1$.	13
Three representations for the elements of $GF(2^3)$ with the primitive polynomial $p(X) = X^3 + X + 1$.	15
Overall features of narrow-sense RS codes, based on [19]	16
Conversion between roots of $C(15, 9; \alpha, \rho)$ and elements of $GF(2^4)$.	27
Addition with characteristic 2	68
Part of the elements table of $GF(2^8)$ with the primitive polynomial $P(X) = X^8 + X^4 + X^3 + X^2 + 1$.	72
Comparison of FPGA synthesis results for different encoders	89
Comparison of ASIC synthesis results for different encoders	91
Comparison FPGA synthesis results for different decoders	121
Comparison of ASIC synthesis results for different decoders	123
	Default primitive polynomial for different order m in MATLAB. Three representations for the elements of $GF(2^4)$ with the primitive polynomial $p(X) = X^4 + X + 1$

LIST OF FIGURES

Figure	p	age
1-1	A typical communication system.	2
1-2	History of ECC development, based on [5]	3
2-1	Unsatisfied minimum distance for RS codes	9
2-2	Division process for $(x^7 + 1)/(x^3 + x + 1)$	11
2-3	Structure of a conventional RS encoding algorithm	16
2-4	Structure of a conventional RS decoding algorithm	18
3-1	Structure of low-latency RS encoding algorithm	32
3-2	Structure of low-latency RS decoding algorithm	37
3–3	MATLAB codes of DFT function	51
3-4	MATLAB codes of IDFT function.	52
3-5	MATLAB codes of low-latency RS encoder: Part 1	52
3-6	MATLAB codes of low-latency RS encoder: Part 2	53
3-7	MATLAB codes of low-latency RS encoder: Part 3	53
3-8	MATLAB codes of low-latency RS encoder: Part 4	54
3–9	MATLAB codes of low-latency RS encoder: Part 5	54
3-10	MATLAB codes of low-latency RS encoder: Part 6	55
3-11	Output of low-latency RS encoder in MATLAB with circum- stances in Example 12	55
3-12	2 MATLAB codes of syndrome calculation in low-latency RS decoder	57
3-13	MATLAB codes of key equation solver in low-latency RS decoder.	58
3-14	MATLAB codes of Chien search in low-latency RS decoder	59
3-15	MATLAB codes of error evaluation in low-latency RS decoder.	60

3–16 MATLAB codes of top file in low-latency RS decoder	61
3–17 Output of low-latency RS decoder in MATLAB with circum- stances in Example 17	62
3–18 Structure of the communication test-bench in MATLAB	63
3–19 MATLAB codes of the BER performance test-bench. \ldots .	64
3–20 Results from the communication test-bench for BER performance	. 65
4–1 VHDL codes of an addition function over $GF(2^8)$	68
4–2 Implementation diagram of an adder over $GF(2^8)$	69
4–3 VHDL codes of a multiplication function over $GF(2^4)$	71
4–4 VHDL codes of a multiplication function over $GF(2^8)$	73
4–5 VHDL codes of a inversion function over $GF(2^8)$: Part 1	74
4–6 VHDL codes of a inversion function over $GF(2^8)$: Part 2	75
4–7 Structure of a linear shift back register (LFSR). \ldots .	76
4–8 Low-latency $RS(255, 225)$ encoder with speed-up coefficient $p = 3. \ldots $	77
4–9 Ports Declaration of RS encoder with $p = 3. \ldots \ldots$	78
4–10 Signal declaration of RS encoder with $p = 3. \ldots \ldots$	78
4–11 DFT and IDFT functions of RS encoder with $p = 3.$	79
4–12 LFSR component instantiations of RS encoder with $p=3.$	80
4–13 Register update of RS encoder with $p = 3. \ldots \ldots \ldots$	80
4–14 Finite state machine of RS encoder with $p = 3. \ldots \ldots$	81
4–15 Counter behavior of RS encoder with $p = 3. \ldots \ldots$	82
4–16 Preprocessing of RS encoder with $p = 3. \ldots \ldots \ldots$	82
4–17 Port Declaration of LFSR component	84
4–18 Signal Declaration of LFSR component	84
4–19 Register update of LFSR component	84
4–20 Counter behavior of LFSR component	85
4–21 Combinational logic for control signals of LFSR component.	85

4–22 Combinational logic for parity-bits registers of LFSR component.	86
$4{-}23$ Combinational logic for the output data of LFSR component	86
4–24 Post-processing of low-latency $RS(255, 225)$ encoder with $p = 3$.	86
4–25 Functional simulation of low-latency $RS(255, 225)$ encoder with $p = 3. \ldots $	89
4–26 Functional simulation of low-latency $RS(255, 225)$ encoder with $p = 5. \dots $	90
4–27 Functional simulation of low-latency $RS(255, 225)$ encoder with $p = 15. \dots \dots$	90
4–28 Structure of low-latency $RS(255,225)$ decoder with $p=3.$	94
4–29 Port declaration of syndrome component	95
4–30 Signal declaration of syndrome component	96
4–31 Register update of syndrome component	97
4–32 Finite State Machine of syndrome component	98
4–33 Counter process of syndrome component	99
4–34 Combinator logic of syndrome component.	100
4–35 Recursive Multiplication Block.	100
4–36 Port declaration of BM component	101
4–37 Signal declaration of BM component.	101
4–38 Newly defined functions of BM component	102
4–39 Register update of BM component.	103
4–40 Finite state machine of BM component	104
4–41 Counter behavior of BM component.	105
4–42 Delta calculation of BM component	106
4–43 Update of error-locator polynomial of BM component	107
4–44 Update of error-evaluator polynomial of BM component. $\ . \ .$	107
4–45 Update of other supporting signals of BM component	108
4–46 Final output of BM component.	109

4-47	Port declaration of Chien search and correction component	109
4-48	Signal declaration of Chien search and correction component	110
4-49	Evaluation block of the modified Chien search \ldots	111
4-50	Evaluation block of the odd terms of error-locator polynomial.	111
4–51	Evaluation block of the error-evaluator polynomial	112
4-52	Register update of Chien search and correction component	113
4–53	Finite state machine of Chien search and correction component.	114
4-54	Data recording of Chien search and correction component	115
4-55	Counter behavior of Chien search and correction component	115
4-56	Coefficient extraction of Chien search and correction component.	115
4–57	Modified Chien search of Chien search and correction component.	.116
4-58	Polynomial evaluation of Chien search and correction component.	.117
4–59	Correction process of Chien search and correction component.	118
4-60	Final output process of Chien search and correction component.	118
4-61	Top file of low-latency $RS(255, 225)$ decoder with $p = 3$	119
4-62	Functional simulation of low-latency $RS(255, 225)$ decoder with $p = 3. \ldots $	121
4–63	Functional simulation of low-latency $RS(255, 225)$ decoder with $p = 5. \ldots $	122
4-64	Functional simulation of low-latency $RS(255, 225)$ decoder with $p = 15. \ldots \ldots$	122
5-1	Set up for $p = 5$	128
5-2	Defining functions for $p = 5$	128
5 - 3	Component Instantiations for $p = 5$	129
5-4	Preprocess for $p = 5$	130
5-5	LFSR basic parameters for $p = 5$	130
5-6	LFSR parity-bits register update for $p = 5$	130
5 - 7	Output control for $p = 5$	130

5–8 Set up of syndrome component for $p = 5$	31
5–9 DFT function of syndrome component for $p = 5 \dots 1$	31
5–10 Final output of syndrome component for $p = 5$	31
5–11 Set up of Chien search and correction component for $p=5$ 1	.32
5–12 IDFT function of Chien search and correction component for $p = 5 \dots \dots \dots \dots \dots \dots \dots \dots \dots $.32
5–13 Chien sum of syndrome component for $p = 5$.32
5–14 Timing simulation of low-latency $RS(255, 225)$ encoder with $p = 3 \dots \dots$.33
5–15 Timing simulation of low-latency $RS(255, 225)$ encoder with $p = 5 \dots \dots$.33
5–16 Timing simulation of low-latency $RS(255, 225)$ encoder with $p = 15$.33
5–17 Timing simulation of low-latency $RS(255, 225)$ decoder with $p = 3 \dots \dots$.34
5–18 Timing simulation of low-latency $RS(255, 225)$ decoder with $p = 5 \dots \dots$.34
5–19 Timing simulation of low-latency $RS(255, 225)$ decoder with $p = 15 \ldots $.35

CHAPTER 1 Introduction

1.1 Error Correction Codes

Transmission channels in communication systems are not perfect. Even for optical fibers which are well known for being one of the best transmission media, dispersion, scattering, and other impairments can easily undermine the transmitted data. This fact has led to the invention of error correction codes (ECC) which add redundant data and map the message following a particular way to a set of code-words. With ECC, the receiver can acquire the original message to a certain degree of accuracy that is called correction-words by decoding the received-words which refer to the received code-words with potential transmission errors. Coding theory was first introduced in [1] in 1948 by Claude Shannon where he specified the meaning of efficient and reliable information. Two years later, Richard Hamming defined a constructive generating method and the basic parameters of ECC [2]. Nowadays, ECC has become a necessary component in most communication systems. As Figure 1–1 shows, the data to transmit is sent from data source to source encoder where the data are compressed, and redundant bits are removed. Then in channel encoder, ECC is utilized by adding particular redundant bits to data. The modulator converts the sequence of bits out from the channel encoder into symbols suitable for the channel transmission. Passing through the channel which is the physical means of transmissions, the symbols received by the receiver can be corrupted. The demodulator converts the transmitted symbols back to data bits. Afterward, the channel decoder uses the redundancy bits added by the channel encoder to correct transmission errors. The source decoder converts



Figure 1–1: A typical communication system.

the data back to uncompressed representations which are finally sent to the sink.

The criterion for designing ECC includes: the probability of decoding errors should be minimized; the transmission of information should be dense and as fast as possible; the reproduced information at the channel decoder output should be reliable; the implementation cost of the encoder and decoder should be reasonable [3]. Structurally, there are two types of ECC: linear block codes and convolutional codes. The main difference between the two categories is that the first one uses only the symbols in the current set of message-words to produce the code-words, while the second one needs to remember some previous set of message-words [4]. Both of the famous Hamming and Reed-Solomon (RS) codes are examples of linear block codes. For several decades, research teams have developed efficient and reliable codes. Figure 1–2 gives an idea about the history of ECC development.

1.2 Error Correction Code in Optical Communication

In [5], Masataka Nakazawa and his team made a very nice description of the evolutionary history of ECC in optical communication. This paragraph is a summary and comments based on that description. Forward error correction (FEC) refers to the technique that uses ECC to estimate the original message.



Figure 1–2: History of ECC development, based on [5].

As seen from Figure 1–2, FEC was initially ignored in optical fiber communication systems for a long time, because of its natural high data integrity leading to considerably small bit error ratios (BER) compared to conventional radio and satellite communications. One of the first published practical FEC experiments in optical fiber communications was reported by Grover employing shortened Hamming code (224, 216) in 1988 [6]. Then FEC started to appear in repeaterless submarine cable systems in the early 1990s. After erbium-doped fiber amplifiers (EDFA) had been applied in repeatered submarine systems, a problem with fluctuations in the BER caused by polarization-dependent effects showed up [7]. Nevertheless, RS codes mitigated the performance variation [8], which led to using EEC to gain system margin. These codes are often called the first generation. When wavelength-division multiplexing (WDM) was deployed widely, more powerful error correction codes are desired to satisfy the increase in signal-to-noise ratio (SNR) requirement due to the multiple numbers of multiplexed wavelength. One of the first proposal aiming to this target was concatenated RS codes with iterative decoding. Ait Sab proposed RS(255, 239) + RS(255, 223) with 22% redundancy and two iterations [9]. The codes developed in this stage are often called the second generation, and they drastically increased the attainable transmission capacity. Due to the continuous explosion of Internet traffic, the motivation was not only for larger capacity but also to reduce the cost. Terabit systems need expensive optical technologies such as ultra-wide band optical amplifiers, complex optical channel equalizers, and special grade premium fibers, while cheaper materials can be used but imply more errors. Therefore, stronger error correction codes based on soft-decision decoding are classified as the third generation. Also based on RS codes, Andrej Puc developed the first demonstration for soft decision in optical communications [10].

1.3 Short-Reach Optical Communication

For a very long time, optical links have been exploited only for long-haul communications. Only sharing among a large number of users can make them cost-effective [11]. Nevertheless, due to the decreasing hardware price and increasing demand for Internet bandwidth, short-reach communication attracts significant attentions now. Currently, fiber-to-the-home (FTTH) is already commercially available in many cities with affordable price. It is believed that fiber optics will eventually spread in any-size networks. Another focus point of short-reach optical communications is high-speed optical interconnects. Especially for data centers where thousands of servers interconnected with high bandwidth packet switches, optical interconnects are the most promising solution to provide high throughput, low latency, and reduced energy consumption [12]. Furthermore, the interconnects become a bottleneck for performance, as the processing speed of chips is continuously increasing fast. Using optics for board to board, chip to chip and even on-board interconnects are being intensively studying.

Francisco Aznar and his team gave an excellent comparison between optical and electrical communications in [11]. The rest of this paragraph is the summary of their major findings. First, optical fibers do not suffer from electromagnetic interference (EMI) as electrical wires do. Optical carriers have no charge whereas electrical ones with high-speed signal may act as a transmitting antenna and radiate noise, possibly causing interference-related problems with neighboring circuits. Second, electrical transmissions need Galvanic separation that to solve ground loops because of variation of ground potential, while optical transmissions have no such problems because they provide an inherently isolated data path. Third, optical transmissions are safer than electrical ones because no electrical current is conveyed. Fourth, an optical fibers has much lighter weight than an electrical wire. Fifth, glass for optical fibers is obtained from sand and thus is more environmental-friendly than electrical wires which are made from copper and other metals.

1.4 Latency Challenges in Short-Reach Optical Communication

Latency is always one of the most important requirements for any communication systems. As mentioned above, besides the constant demand of higher Internet speed, the latency of optical interconnects among boards, chips, and servers are also urgent to decrease. The exponential increase of Internet traffic is driven by emerging applications like streaming video, social networking and cloud computing, which are all data-intensive and require high interaction between the servers [12]. Furthermore, latency reduction can indirectly decrease the cost of optical communications. Larger error-correction capacity leads to longer decoding time. With lower latency, larger error-correction capacity can be accommodated in applications with a certain time constraint, which means cheaper but lossier materials can be used in the system.

Research teams have put many efforts in latency reduction of ECC, especially for RS codes as it is one of the most widely used classes. Up to now, several solutions have been proposed. One solution is to modify the formulas to double or triple the number of inputs of some steps so that those steps of decoding algorithm can run in parallel. However, the cost is to double or triple the hardware used in those steps, which obviously makes this solution very limited [13, 14]. Another solution is multi-ECC concatenation. Different type of ECC are concatenated together to achiever better code gain and relatively lower overall latency [15, 16]. However, this category often involves soft-decision decoding algorithms which are not generally suitable for shortreach communications whose power budgets are usually smaller than the power requirements of soft-decision algorithms.

There is one promising solution developed by Amin Shokrollahi in [17]. It is essentially a novel class of generalized RS (GRS) codes, which is referred as low-latency RS codes in this thesis. GRS codes were developed based on RS codes several decades ago and are a generalized version of RS codes. Instead of the set of consecutive roots in a conventional RS codes, Dr. Shokrollahi defined this set of roots to be closed under multiplication with a p-th root of unity over the same Galois field (GF). In this way, a conventional generator polynomial can be split into p generator polynomials, and consequently the encoder use them to generate a set of code-words consisting of p components. All the components can be constructed and decoded at the same time with little extra effort of component-wise Fourier transform. In other words, most of the encoding and decoding procedures can run in p-parallel, where p refers to the speed-up coefficient and can be even more than 10 for many scenarios. However, the key equation solver and the error evaluation and correction process are not discussed in [17]. In this thesis, we developed a p parallel error evaluation and correction process to make output data-rate consistent with input data-rate. Overall, there are three significant novel features of this design compared with other solutions. First, due to the nature of this proposed design, the increased cost of hardware for this speed-up is low and thus the area and power advantages are outstanding. Second, the speed-up coefficient, that is the scalability, can be very large for this solution. Third, both latency and throughput are considerably improved. The detailed instruction and VHDL implementation of the algorithm constitute the focus of this thesis.

CHAPTER 2 Conventional Reed-Solomon Codes

2.1 The Concept of Reed-Solomon Codes

RS codes developed by Irving S. Reed and Gustave Solomon in 1960 [18] is a special subclass of q-ary non-binary Bose, Chaudhuri, and Hocquenghem (BCH) codes where q refers to the number of elements in the Galois field (GF)on which the codes are built. The details of Galois field are introduced in next section. In other words, instead of using binary signals in BCH codes, RS codes uses non-binary symbols as the unit of data. For example, for binary BCH codes, the encoded data can be [1 0 1 0 1 0 0] but for RS codes, the encoded data can be $[3\ 5\ 7\ 2\ 4\ 5]$ (equivalent to $[011\ 101\ 111\ 010\ 100\ 101]$). RS(n,k) means Reed-Solomon codes with the code-word length n and the message-word length k. The message-words are the block of data to transmit, and the code-words are the encoded messages transmitted through the channel. Moreover, t = (n-k)/2 is the error-correction capability, that is the maximum number of errors that can be corrected in a code-word with length n. This equation is derived from the fact that the minimum distance for RS coding theory is 2t + 1 = n - k + 1. The minimum distance is the space between two possible code-words. The reason for 2t + 1 is from the BCH bound and singleton bound [19]. The lower bound for the distance must be one unit larger than 2t. In an easier way to see this condition, imagine two points representing two sets of code-words. For each point, draw a circle with the point as the center and radius r = t. If the distance between the two points is 2t, there will be an intersection point between the two circles (Figure 2-1). Therefore, on that point, one cannot decode it correctly. The upper bound is following the



Figure 2–1: Unsatisfied minimum distance for RS codes.

singleton bound that $A_q(n, d) \leq q^{n-d+1}$ where A_q is the maximum number of possible code-words in a q-ary block code of length n and minimum distance d. Furthermore, the fact of satisfying the singleton bound qualifies RS codes as Maximum Distance Separable (MDS) codes [19]. MDS codes are a class of ECC which have the greatest error-correction capacity for given n and k.

Example 1. RS(7,3) handles message-word with length k = 3 (for instance, $msg = [6 \ 4 \ 2]$, that is actually [110 100 010]) and produces a code-word with length n = 7 (for instance, $c = [6 \ 4 \ 2 \ 5 \ 7 \ 1 \ 2]$). The error-correction capability t for RS(7,3) is $2 \ (= (7-3)/2)$, which means that to successfully acquire the correct original message in the receiver, there can be at most 2 symbols in the c corrupted during the transmission in a channel (for instance, $r = [6 \ 7 \ 2 \ 5 \ 7 \ 0 \ 2]$).

For systematic RS codes which most modern RS codes are, the codewords consist of the original message-words and the parity-check bits. In the previous example, we can see the first three digits in $c = [6 \ 4 \ 2 \ 5 \ 7 \ 1 \ 2]$ are the original message-words $msg = [6 \ 4 \ 2]$ and the last four are the parity-bits. The parity-bits are computed using arithmetics over a specific Galois field.

2.2 Galois Fields

Almost all the arithmetic process of RS codes is based on Galois field (a.k.a. finite field). A Galois field GF(q) is a field that contains a finite number of elements on which the operations of multiplication, division, addition, and subtraction follow certain rules and are closed in the set, that is, results of the operations are still inside the set. The q from the notation GF(q) represents the number of elements in a specific Galois field and the q must be equal to a power of a prime number p [20]. If the exponential power is 1, that is, qis equal to the prime number p, then GF(q) is called a prime Galois field GF(p). On the other hand, if the exponential power is larger than 1, then the corresponding GF(q) is called extension Galois field $GF(p^m)$. Specific to our context with digital communication applications, RS(n,k) uses an extension Galois field $GF(q) = GF(2^m)$.

Specifically, $GF(q) = GF(2^m) = \{0, 1, \alpha, \alpha^2, \alpha^3, \cdots, \alpha^{(q-2)}\}$, where α is called primitive element satisfying $\alpha^0 = \alpha^{(q-1)} = 1$ and all elements in the field must be distinct. The primitive element α should not be thought as a real number. Instead, think of it as a mathematical symbol, and consistently $\alpha^{(q-1)} = 1$ does not mean q-1 = 0. The q here can be any power of 2 ($q = 2^m$). The corresponding arithmetic operations are following the modulo-2 rule (note that if p = 3 and thus $q = 3^m$, then module-3 rule would be followed). For example, $\alpha^2 + \alpha^2 + \alpha^2 = \alpha^2$, and $\alpha^2 + \alpha^2 = 0$.

A polynomial over a prime Galois field GF(2) is a univariate polynomial whose coefficients are from $GF(2) = \{0, 1\}$ and the corresponding polynomial arithmetic (addition, subtraction, multiplication, and division) is based on modulo-2. A primitive polynomial of degree m over GF(2) is defined as an irreducible polynomial p(X) of degree m if the smallest positive integer n, for which the primitive polynomial p(X) divides $X^n + 1$, is n = 2m - 1 [20]. It should be mentioned that the m here is not necessarily 1 because it is not used to define GF(2). Instead, this m is to later define the extension field of GF(2), that is, $GF(2^m)$.

$$\begin{array}{c|c} 1^{*}x^{4}+0^{*}x^{3}+1^{*}x^{2}+1^{*}x+1 \\ \hline x^{3}+x+1 & 1^{*}x^{7}+0^{*}x^{6}+0^{*}x^{5}+0^{*}x^{4}+0^{*}x^{3}+0^{*}x^{2}+0^{*}x^{1}+1 \\ \hline 1^{*}x^{7}+0^{*}x^{6}+1^{*}x^{5}+1^{*}x^{4}+0^{*}x^{3}+0^{*}x^{2}+0^{*}x^{1}+0 \\ \hline 1^{*}x^{5}+1^{*}x^{4}+0^{*}x^{3}+0^{*}x^{2}+0^{*}x^{1}+1 \\ \hline 1^{*}x^{5}+0^{*}x^{4}+1^{*}x^{3}+1^{*}x^{2}+0^{*}x^{1}+1 \\ \hline 1^{*}x^{4}+1^{*}x^{3}+1^{*}x^{2}+0^{*}x^{1}+1 \\ \hline 1^{*}x^{4}+0^{*}x^{3}+1^{*}x^{2}+1^{*}x^{1}+0 \\ \hline 1^{*}x^{3}+0^{*}x^{2}+1^{*}x^{1}+1 \\ \hline 1^{*}x^{3}+0^{*}x^{2}+1^{*}x^{1}+1 \\ \hline 0 \end{array}$$

Figure 2–2: Division process for $(x^7 + 1)/(x^3 + x + 1)$.

Example 2. For example, $p(X) = X^3 + X + 1$ divides $X^7 + 1$ (Figure
2–2) but does not divide $X^n + 1$ for $1 \le n < 7$.

There are three ways to represent each extension field $GF(2^m)$: 1) power representation, 2) polynomial representation, and 3) m-tuple representation. These three representations can be converted to each other based on the needs of the circumstances. The three representations of an extension field $GF(2^m)$ can be completely built on a given primitive polynomial p(x) over GF(2). It should be noticed that an extension field $GF(2^m)$ has different primitive polynomials and with each specific primitive polynomial p(x), the representations are different correspondingly. The default primitive polynomials for different order m in MATLAB are shown in Table 2–1.

Example 3. For RS(15,11), the n = 15 and thus q = n + 1 = 16. Therefore, we are using $GF(16) = GF(2^m) = GF(2^4)$ for this RS code and m = 4. For power representation, $GF(2^4) = \{0, 1(1 = \alpha^0 =$

 α^{15}), α , α^2 , α^3 , \cdots , α^{14} }. From Table 2–1 we can find the default primitive polynomial in MATLAB for m = 4 is $p(X) = X^4 + X + 1$.

m	Default Primitive Polynomial in MATLAB
1	X + 1
2	$X^2 + X + 1$
3	$X^3 + X + 1$
4	$X^4 + X + 1$
5	$X^5 + X^2 + 1$
6	$X^{6} + X + 1$
7	$X^7 + X^3 + 1$
8	$X^8 + X^4 + X^3 + X^2 + 1$
9	$X^9 + X^4 + 1$
10	$X^{10} + X^3 + 1$
11	$X^{11} + X^2 + 1$
12	$X^{12} + X^6 + X^4 + X + 1$
13	$X^{13} + X^4 + X^3 + X + 1$
14	$X^{13} + X^4 + X^3 + X + 1$
15	$X^{15} + X + 1$
16	$X^{16} + X^{12} + X^3 + X + 1$

Table 2–1: Default primitive polynomial for different order m in MATLAB.

Then, we can substitute the primitive element α into p(x) and get the equation $0 = \alpha^4 + \alpha + 1$. This equation is used to find out the corresponding polynomial representation in which we use polynomials of the maximum order (m-1) = 3 to represent each element. For example, α^4 can be represented by $(\alpha + 1)$ due to the equation $0 = \alpha^4 + \alpha + 1$ (negative sign is equivalent to the positive sign in modulo-2 arithmetic). And then $\alpha^5 = \alpha \cdot \alpha^4 = \alpha \cdot (\alpha + 1) =$

 $\alpha^2 + \alpha$ and so on so forth until the element α^{14} is calculated, as $\alpha^{q-1} = 1$ and q-2 = 14.

The m-tuple representation (4-tuple representation in Example 3) is produced according to the polynomial representation. Each bit in the 4-tuple representation represents each coefficient of each polynomial term. For instance, 0111 represents the polynomial representation $\alpha^2 + \alpha + 1$. All three representations for the elements of $GF(2^4)$ generated by the primitive polynomial $p(X) = X^4 + X + 1$ are shown in Table 2–2.

Power Representation	Polynomial Representation	4-Tuple Representation
0	0	0000(=0)
$\alpha^0(=1)$	1	0001(=1)
α^1	α	0010(=2)
α^2	α^2	0100(=4)
α^3	α^3	1000(=8)
α^4	$\alpha + 1$	0011(=3)
α^5	$\alpha^2 + \alpha$	0110(=6)
α^6	$\alpha^3 + \alpha^2$	1100(=12)
α^7	$\alpha^3 + \alpha + 1$	1011(=11)
α^8	$\alpha^2 + 1$	0101(=5)
α^9	$\alpha^3 + \alpha$	1010(=10)
α^{10}	$\alpha^2 + \alpha + 1$	0111(=7)
α^{11}	$\alpha^3 + \alpha^2 + \alpha$	1110(=14)
α^{12}	$\alpha^3 + \alpha^2 + \alpha + 1$	1111(=15)
α^{13}	$\alpha^3 + \alpha^2 + 1$	1101(=13)
α^{14}	$\alpha^3 + 1$	1001(=9)

Table 2–2: Three representations for the elements of $GF(2^4)$ with the primitive polynomial $p(X) = X^4 + X + 1$.

A polynomial over Galois field $GF(2^m)$ is a univariate polynomial whose coefficients are from $GF(2^m)$ and the corresponding polynomial arithmetic (addition, subtraction, multiplication, and division) is based on modulo-2. In Reed-Solomon codes, the message polynomials, generator polynomials, and the code-word polynomials are all in this category. When a k-length messagewords are ready to transmit, it is translated into a message polynomial of order (k-1) over a specific Galois field $GF(2^m)$. It should be noticed that the message-word length is k, that is, there are k coefficients in this message polynomial. A generator polynomial is a polynomial over Galois field to calculate the parity-check bits mentioned in the last section. For each RS(n,k) with a specific value of (n-k), there is a particular generator polynomial of the order (n-k) correspondingly. The code-word polynomial is the final result when we encode a message, and the coefficients are the encoded data to transmit.

Example 4. For RS(7,3), we are using $GF(8) = GF(2^m) = GF(2^3) = \{0, 1(1 = \alpha^0 = \alpha^7), \alpha, \alpha^2, \alpha^3, \cdots, \alpha^6\}$. If the message-word to transmit is [5 6 4], that is, [101 110 100], then the message polynomial over $GF(2^3)$ is $msg(x) = \alpha^6 X^2 + \alpha^4 X + \alpha^2$ (see Table 2–3). Suppose that after a certain encoding process the resultant code-word polynomial is $c(x) = \alpha^6 X^6 + \alpha^4 X^5 + \alpha^2 X^4 + \alpha^5 X^3 + X^2 + \alpha X + \alpha^2$. Then the final resultant code-word is [5 6 4 7 1 2 4], that is, [101 110 100 111 001 010 100]. The next section illustrates how all these polynomials are derived.

The concepts of arithmetics over $GF(2^m)$ are straightforward, while some of them are hard to implement in hardware, which is discussed in Chapter 4. Addition can be computed by simply using polynomial or m-tuple representations of elements. For example, for $GF(2^3)$, $\alpha^3 + \alpha^5 = (\alpha + 1) + (\alpha^2 + \alpha + 1) =$ $[011]+[111] = \alpha^2 = [100]$. Subtraction is the same as addition due to modulo-2

Power Representation	Polynomial Representation	3-Tuple Representation
0	0	000(=0)
$\alpha^0(=1)$	1	001(=1)
α^1	α	010(=2)
α^2	α^2	100(=4)
α^3	$\alpha + 1$	011(=3)
α^4	$\alpha^2 + \alpha$	110(=6)
α^5	$\alpha^2 + \alpha + 1$	111(=7)
α^6	$\alpha^2 + 1$	101(=5)

Table 2–3: Three representations for the elements of $GF(2^3)$ with the primitive polynomial $p(X) = X^3 + X + 1$.

rule. For example, $\alpha^3 - \alpha^5 = \alpha^3 + \alpha^5 = \alpha^2$. Inversion can be done using power representation of elements based on the fact that $\alpha^{2^m-1} = 1$. For example, for $GF(2^3), \alpha^{-4} = \frac{1}{\alpha^4} = \frac{\alpha^7}{\alpha^4} = \alpha^3$. Multiplication can be calculated easily by using power representation of elements. First, add up the exponential powers and then calculate the remainder with respect to $(2^m - 1)$, since $\alpha^{2^m-1} = 1$. For example, for $GF(2^3), \alpha^3 \cdot \alpha^5 = \alpha^{(3+5) \mod 7} = \alpha$. On the other hand, a division is simply computed by multiplying the divisor's inversion.

2.3 Narrow-Sense Reed-Solomon Codes

Compared to generalized RS codes, narrow-sense RS codes is a special class which most modern RS applications, as well as books and software such as MATLAB, are using. There are several differences between these two categories. For example, in narrow sense RS codes, the length of code-words is $n = 2^m - 1$ with $GF(2^m)$. While in generalized RS codes, for $GF(2^m)$, the length of code-words can be any values smaller than 2^m . Since the topic of this chapter is about the conventional RS coding algorithm, we here focus on narrow-sense RS codes. Generalized RS will be introduced in Chapter 3. Let α be a primitive element of GF(q) and let k be an integer with $0 \leq k \leq n = q - 1$. Then $c = [f(1), f(\alpha), f(\alpha^2), \dots, f(\alpha^{q-2})]$ is a narrow-sense RS(n,k) code-word over GF(q), where f(x) is the message polynomial of order (k-1) [19]. The summary of overall features are listed in Table 2–4.

Block Length of the Code-Words	n = q - 1
Number of Parity-Check Symbols in Code-word	2t = n - k
Error Correction Capability	t = (n-k)/2
Dimension	k = q - 1 - 2t
Minimum distance	$d_{min} = 2t + 1$

Table 2–4: Overall features of narrow-sense RS codes, based on [19].

2.3.1 Encoding Algorithm

Despite the definition described above, one mostly encodes and decodes data using a systematic algorithm. In this systematic algorithm, the message words are explicitly shown in the code-words. The structure for the encoding algorithm is shown in Figure 2–3. There are only two main steps. First, a generator polynomial g(X) is calculated. Second, parity-bits are produced using the generator polynomial and the input message polynomial.



Figure 2–3: Structure of a conventional RS encoding algorithm.

The generator polynomial g(X) of a t-error-correcting RS code is a polynomial with order 2t = (n - k) over GF(q) and has $\alpha, \alpha^2, \dots, \alpha^{2t}$ as all its roots. In other words, g(X) = 0 when $X = \alpha, \alpha^2, \dots, \alpha^{2t}$. With $g_i \in GF(q)$ for $0 \le i < 2t$, $g(X) = (X - \alpha)(X - \alpha^2) \cdots (X - \alpha^{2t}) = g_0 + g_1 X + g_2 X^2 + \cdots + g_{2t-1} X^{2t-1} + X^{2t}$.

When we transmit a message, the message data are taken as coefficients of the message polynomial over the same GF(q). With $m_i \in GF(q)$ for $0 \le i \le k-1$, that is $m(X) = m_0 + m_1X + m_2X^2 + \cdots + m_{k-1}X^{k-1}$. Then the parity-check bits are calculated by $b(X) = (X^{n-k} \cdot m(X)) \mod g(X)$, which is actually the remainder of the shifted message polynomial divided by the generator polynomial. "mod" refers to the arithmetic function "modulo", which means to divide first and acquire the remainder. g(X) is a polynomial, and $(X^{(n-k)}m(X))$ is the shifted message polynomial by (n-k) bits. For RS(7,3), for example, if $m(X) = X^2 + \alpha^3 X + \alpha^2$, and $X^{(n-k)} = X^4$, then the shifted message polynomial is $X^6 + \alpha^3 X^5 + \alpha^2 X^4$. In other words, for RS(7,3) if the message were [1 3 4] (see Table 2–3), then the shifted message would be [1 3 4 0 0 0 0]. The way to do modulo between two polynomials is demonstrated in Figure 2–2. The resulting coded polynomial is $c(X) = X^k m(X) + b(X)$

Example 5. This example is given in [21]. For narrow-sense RS codes (7,3), n = 7; q = 7 + 1 = 8; k = 3; 2t = 7 - 3 = 4; t = (7 - 3)/2 = 2; $m = log_2 = 3$. Therefore, we are using $GF(8) = GF(2^m) = GF(2^3) = \{0, 1(1 = \alpha^0 = \alpha^7), \alpha, \alpha^2, \alpha^3, \cdots, \alpha^6\}$. Then, the generator polynomial is calculated as $g(X) = (X - \alpha)(X - \alpha^2)(X - \alpha^3)(X - \alpha^4) = X^4 + \alpha^3 X^3 + X^2 + \alpha X + \alpha^3$. Now assume the message is [1 3 4]. Then the message polynomial is $m(X) = X^2 + \alpha^3 X + \alpha^2$. The parity-check polynomial is calculated as $b(X) = (X^6 + \alpha^3 X^5 + \alpha^2 X^4) \mod (X^4 + \alpha^3 X^3 + X^2 + \alpha X + \alpha^3) = \alpha^4 X^3 + \alpha^4 X^2 + X + \alpha^2$. Finally, the complete code-word polynomial therefore is $c(X) = X^k m(X) + b(X) = X^4 m(X) + b(X) = X^6 + \alpha^3 X^5 + \alpha^2 X^4 + \alpha^4 X^3 + \alpha^4 X^3 + \alpha^4 X^3 + \alpha^4 X^3 + \alpha^4 X^4 + \alpha^4 X^3 + \alpha^4 X^4 + \alpha^4 X$

 $\alpha^4 X^2 + X + \alpha^2$. The code-words are $[\alpha^0, \alpha^3, \alpha^2, \alpha^4, \alpha^4, \alpha^0, \alpha^2]$ and equivalently [1 3 4 6 6 1 4] (see Table 2–3).

2.3.2 Decoding Algorithm

The decoding process is divided into the five following standard steps (Figure 2–4):

- 1. Calculate syndrome S_i for $i = 1, 2, 3, \dots, 2t$.
- 2. Determine the error locator polynomial $\sigma(x)$.
- 3. Find the error locations, that is, the roots of the error locator polynomial (Chien search).
- 4. Compute the error magnitude.
- 5. Correct the errors.



Figure 2–4: Structure of a conventional RS decoding algorithm.

Step 1. Syndrome is a parameter set particularly for the decoding process. Recall the encoding algorithm and the generated code-word has roots $\alpha, \alpha^2, \alpha^3, \dots, \alpha^{2t}$, while each syndrome can be calculated easily by substituting these roots into the received code-word $r(x) : S_i = r(\alpha^i) = r_0 + r_1\alpha^i + r_2(\alpha^i)^2 + r_3(\alpha^i)^3 + \dots + r_{(n-1)}(\alpha^i)^{(n-1)}$ where $i = 1, 2, \dots, 2t$.

Let us define an error polynomial e(x) which refers to the error generated in the transmission. Therefore, r(x) = c(x) + e(x), where c(x) is the code-word polynomial that is the original code-word transmitted from the transmitter. As c(x) has roots $\alpha, \alpha^2, \alpha^3, \cdots, \alpha^{2t}$ such that $c(\alpha^i) = 0$ for $\alpha^i = \alpha, \alpha^2, \alpha^3, \cdots, \alpha^{2t}$, then the syndrome can be defined as $S_i = r(\alpha^i) = c(\alpha^i) + e(\alpha^i) = e(\alpha^i)$.

Example 6. Assume we are working on a narrow-sense RS(7,3). Suppose that the code-word polynomial transmitted was $c(x) = x^6 + \alpha^3 x^5 + \alpha^5 x^4 + \alpha^3 x^3 + \alpha^6 x^2 + \alpha^5 x^1 + 1$. The received polynomial was $r(x) = x^6 + \alpha^3 x^5 + x^4 + \alpha^3 x^3 + \alpha^2 x^2 + \alpha^5 x^1 + 1$ and it contains two errors. It should be noticed that r_i refers to the coefficients associated in this polynomial r(x). In this particular example, $r_0 = 1, r_1 = \alpha^5, r_2 = \alpha^2, r_3 = \alpha^3, r_4 = 1, r_5 = \alpha^3, r_6 = 1$.

Then there are 2t = 4 syndromes and the syndromes are calculated as following:

$$S_{1} = r(\alpha^{1}) = r_{6} \cdot (\alpha^{1})^{6} + r_{5} \cdot (\alpha^{1})^{5} + r_{4} \cdot (\alpha^{1})^{4} + r_{3} \cdot (\alpha^{1})^{3} + r_{2} \cdot (\alpha^{1})^{2} + r_{1} \cdot \alpha^{1} + r_{0} = \alpha^{6} + \alpha^{3} \cdot \alpha^{5} + \alpha^{4} + \alpha^{3} \cdot \alpha^{3} + \alpha^{2} \cdot \alpha^{2} + \alpha^{5} \cdot \alpha^{1} + 1 = \alpha^{4}$$

$$S_{2} = r(\alpha^{2}) = r_{6} \cdot (\alpha^{2})^{6} + r_{5} \cdot (\alpha^{2})^{5} + r_{4} \cdot (\alpha^{2})^{4} + r_{3} \cdot (\alpha^{2})^{3} + r_{2} \cdot (\alpha^{2})^{2} + r_{1} \cdot \alpha^{1} + r_{0} = \alpha^{12} + \alpha^{3} \cdot \alpha^{10} + \alpha^{8} + \alpha^{3} \cdot \alpha^{6} + \alpha^{2} \cdot \alpha^{4} + \alpha^{5} \cdot \alpha^{2} + 1 = 1$$

$$S_{3} = r(\alpha^{3}) = \alpha^{18} + \alpha^{3} \cdot \alpha^{15} + \alpha^{12} + \alpha^{3} \cdot \alpha^{9} + \alpha^{2} \cdot \alpha^{6} + \alpha^{5} \cdot \alpha^{3} + 1 = 1$$

$$S_{4} = r(\alpha^{4}) = \alpha^{24} + \alpha^{3} \cdot \alpha^{20} + \alpha^{16} + \alpha^{3} \cdot \alpha^{12} + \alpha^{2} \cdot \alpha^{8} + \alpha^{5} \cdot \alpha^{4} + 1 = \alpha^{5}$$

Step 2. With 2t roots, we can get 2t syndromes and thus 2t error polynomials. Therefore, by solving the 2t equation system, it is possible to find the error polynomial and thus find the error location. However, it is not easy to solve this system, and we need to construct an error-locator polynomial $\sigma(x)$ via an algorithm referred as the Berlekamp-Massey (BM) algorithm [22].

 $\sigma(x) = \sigma_0 + \sigma_1 x + \sigma_2 x^2 + \sigma_3 x^3 + \dots + \sigma_v x^v$, where $v \leq t$ is the number of errors. It is constructed in a way that its roots are the reciprocals of α^i where i suggests an error location. For example, α^3 means that one error exists in

the coefficient of x^3 in the received polynomial. With this definition and based on Newtons identity [23], it has been proved that the syndromes are related with error locator polynomial $\sigma(x)$ in the way that $S_i = -\sum_{j=1}^v \sigma_j S_{i-j}$ where $i = v + 1, v + 2, \dots, 2t$ and $v \leq t$ is the number of errors [21].

The above relationship can be implemented using a linear feedback shift register (LFSR) with the syndromes as outputs. Starting with an LFSR that produces S_1 , the LFSR is checked to see if it can also produce S_2 . If it can, then the LFSR is not changed. Otherwise, the LFSR is modified to produce S_2 as well. Then the LFSR is examined to see if it can also produce S_3 . Again, if it can, the LFSR remains unchanged. Otherwise, the LFSR is updated so that it can also produce S_3 . The procedure is carried out for 2t times [21]. In the end, the LFSR can produce all of the 2t syndrome components, and thus we can acquire the error location polynomial $\sigma(x)$.

Concretely, the BM algorithm is defined as follows. B(x) is a supporting polynomial to assist in the updating of the error locator polynomial $\sigma(x)$. Denote L as the length of the LFSR, which represents the number of errors v, that is, the degree of $\sigma(x)$. The upper index i refers to the i-th iteration and the lower index j represents j-th coefficient that is associated with x^{j} in polynomials. For example, $\sigma_{j}^{(i)}$ means the j-th coefficient σ_{j} of $\sigma(x)$ updated at the i-th iteration.

• Initialization:

$$\sigma^{(0)}(x) = 1, B^{(0)}(x) = 1, L^{(0)} = 0, \text{ and } i = 1$$

- Operation on the i-th iteration:
 - 1. Compute the LFSR output: $\tilde{S}_i = -\sum_{j=1}^{L^{(i-1)}} \sigma_j^{(i-1)} S_{i-j}$.
 - 2. Calculate the discrepancy: $\Delta_i = S_i \tilde{S}_i$. 3. Assign value to the variable $\delta : \delta = \begin{cases} 1, & \text{if } \Delta_i \neq 0 \text{ and } 2L^{(i-1)} \leq i-1 \\ 0, & \text{otherwise} \end{cases}$

4. Update:

$$\begin{bmatrix} \sigma^{(i)}(x) \\ B^{(i)}(x) \end{bmatrix} = \begin{bmatrix} 1 & -\Delta_i \cdot x \\ \Delta_i^{-1} \cdot \delta & (1-\delta) \cdot x \end{bmatrix} \cdot \begin{bmatrix} \sigma^{(i-1)}(x) \\ B^{(i-1)}(x) \end{bmatrix}$$

$$L^{(i)} = \delta \cdot (i - L^{(i-1)}) + (1-\delta)L^{(j-1)}$$

5. If i = 2t, stop. Otherwise, i = i + 1 and return to step 1.

Example 7. Continuing with Example 6, assume we are using narrowsense RS(7,3). Suppose that the code polynomial $c(x) = x^6 + \alpha^3 x^5 + \alpha^5 x^4 + \alpha^3 x^3 + \alpha^6 x^2 + \alpha^5 x^1 + 1$ was transmitted. The received polynomial $r(x) = x^6 + \alpha^3 x^5 + x^4 + \alpha^3 x^3 + \alpha^2 x^2 + \alpha^5 x^1 + 1$ contains two errors. Then there are 2t = 4 syndromes and the syndromes are calculated as $S_1 = \alpha^4, S_2 = 1, S_3 = 1, S_4 = \alpha^5$.

Now lets use the BM algorithm to find the error location polynomial for the received polynomial:

• Initialization:

$$\sigma^{(0)}(x) = 1, B^{(0)}(x) = 1, L^{(0)} = 0, \text{ and } i = 1$$

•
$$i = 1$$

$$\tilde{S}_1 = 0 \Rightarrow \Delta_1 = S_1 - \tilde{S}_1 = \alpha^4$$

$$2L^{(0)} = 0 = i - 1 \Rightarrow \delta = 1$$

$$\begin{bmatrix} \sigma^{(1)}(x) \\ B^{(1)}(x) \end{bmatrix} = \begin{bmatrix} 1 & -\alpha^4 \cdot x \\ \alpha^{-4} & 0 \end{bmatrix} \cdot \begin{bmatrix} 1 \\ 1 \end{bmatrix} = \begin{bmatrix} 1 - \alpha^4 x \\ \alpha^{-4} \end{bmatrix}$$

$$L^{(1)} = (i - L^{(0)}) = 1$$

$$i = 2$$

$$\tilde{S}_2 = \sigma_1^{(1)} S_1 = \alpha \Rightarrow \Delta_2 = S_2 - \tilde{S}_2 = \alpha^3$$
$$\begin{split} 2L^{(1)} &= 2 > i - 1 \Rightarrow \delta = 0 \\ & \left[\begin{matrix} \sigma^{(2)}(x) \\ B^{(2)}(x) \end{matrix} \right] = \left[\begin{matrix} 1 & -\alpha^3 \cdot x \\ 0 & x \end{matrix} \right] \cdot \left[\begin{matrix} 1 - \alpha^4 x \\ \alpha - 4 \end{matrix} \right] = \left[\begin{matrix} 1 - \alpha^3 x \\ \alpha^{-4} x \end{matrix} \right] \\ L^{(2)} &= L^{(1)} = 1 \end{split}$$
• $i = 3$
• $i = 3$
• $i = 3$

$$\begin{split} & \tilde{S}_3 &= \sigma_1^{(2)} S_2 = \alpha^3 \Rightarrow \Delta_3 = S_3 - \tilde{S}_3 = \alpha \\ & 2L^{(2)} = 2 > i - 1 \Rightarrow \delta = 1 \\ & \left[\begin{matrix} \sigma^{(3)}(x) \\ B^{(3)}(x) \end{matrix} \right] = \left[\begin{matrix} 1 & -\alpha \cdot x \\ \alpha^{-1} & 0 \end{matrix} \right] \cdot \left[\begin{matrix} 1 - \alpha^3 x \\ \alpha - 4x \end{matrix} \right] = \left[\begin{matrix} 1 - \alpha^3 x - \alpha^{-3} x^2 \\ \alpha^{-1} - \alpha^2 x \end{matrix} \right] \\ & L^{(3)} = i - L^{(2)} = 2 \end{split}$$
• $i = 4$

$$\begin{split} & \tilde{S}_4 &= \sigma_1^{(3)} S_3 + \sigma_2^{(3)} S_2 = \alpha^6 \Rightarrow \Delta_4 = S_4 - \tilde{S}_4 = \alpha \\ & 2L^{(3)} = 4 > i - 1 \Rightarrow \delta = 0 \\ & \left[\begin{matrix} \sigma^{(4)}(x) \\ B^{(4)}(x) \end{matrix} \right] = \left[\begin{matrix} 1 & -\alpha \cdot x \\ 0 & x \end{matrix} \right] \cdot \left[\begin{matrix} 1 - \alpha^3 x - \alpha^{-3} x^2 \\ \alpha - 1 - \alpha^2 x \end{matrix} \right] = \left[\begin{matrix} 1 - \alpha x - \alpha^6 x^2 \\ \alpha^{-1} x - \alpha^2 x^2 \end{matrix} \right] \\ & L^{(4)} = L^{(3)} = 2 \end{split}$$
Therefore, the desired error locator polynomial is $\sigma(x) = \sigma^{(4)}(x) = 1 - \alpha x - \alpha^6 x^2. \end{split}$

Step 3. With the error locator polynomial $\sigma(x)$, we need to find its roots, whose reciprocals' exponential orders are the error locations. In this step, we must try all *n* elements $[\alpha^1, \alpha^2, \dots, \alpha^n]$ of corresponding $GF(2^m)$ to see which elements are the roots. If the errors happened on the parity-bits of code-words are not concerned, then we only need to try first k elements $[\alpha^1, \alpha^2, \cdots, \alpha^k]$. Substitute each element and if $\sigma(\alpha^i) = 0$ then α^i is a desired root and correspondingly (n-i) is the error locations, that is, r_{n-i} that associated with x^{n-1} in the received-word polynomial. This process is referred as Chien search.

Example 8. Continuing with Example 7, the found error locator polynomial is $\sigma(x) = \sigma^{(4)}(x) = 1 - \alpha x - \alpha^6 x^2$ and it is using $GF(2^3)$. Therefore, we substitute $[\alpha, \alpha^2, \alpha^3, \dots, \alpha^7]$ ($[\alpha, \alpha^2, \dots, \alpha^5]$ if the errors on parity-bits are not the concern) into $\sigma(x)$ one by one. In the end of the evaluation process, it is found that

$$\sigma(\alpha^3) = 1 - \alpha \cdot \alpha^3 - \alpha^6 \cdot (\alpha^3)^2 = 0$$

$$\sigma(\alpha^5) = 1 - \alpha \cdot \alpha^5 - \alpha^6 \cdot (\alpha^5)^2 = 0$$

Therefore, α^3 and α^5 are the roots and their reciprocals, α^4 and α^2 (as $\alpha^7 = 1$ in $GF(2^3)$), are the desired error locations, which means that in the received code-word r(x), the coefficients associated with x^4 and x^2 are wrong due to the transmission.

Step 4. To evaluate the error magnitudes, Forneys algorithm is applied. The derivation and proof are illustrated in [24] and in Chapter 7 of [20]. Here, we focus on the implementation of this algorithm.

First, an error evaluator polynomial $\Omega(x)$ is defined as $\Omega(x) = (S(x) \cdot \sigma(x))$ mod x^{2t} , where S(x) is the syndrome polynomial and $\sigma(x)$ is the error location polynomial. The purpose of "mod x^{2t} " is to eliminate all terms whose order is no less than 2t.

Second, the error magnitude at each error location α^i is calculated as following: $e_i = \frac{\Omega(x)}{\sigma'(x)}|_{x=\alpha^{-i}}$, where $\sigma'(x)$ is the formal derivative of $\sigma(x)$. The value of $\sigma'(x)$ can be calculated as following:

$$\sigma'(x) = \frac{d\sigma(x)}{dx} = \frac{d(\sigma_0 + \sigma_1 x + \sigma_2 x^2 + \sigma_3 x^3 + \dots + \sigma_v x^v)}{dx} = \sigma_1 + 2\sigma_2 x + 3\sigma_3 x^2 + 4\sigma_4 x^3 + \dots + v\sigma_v x^{(v-1)}$$

As $\sigma(x)$ is a polynomial over $GF(2^m)$, it follows modulo-2 arithmetic and thus:

$$i \cdot \sigma_i = \begin{cases} 0, & \text{if } i \text{ is even} \\ \\ \sigma_i, & \text{if } i \text{ is odd} \end{cases}$$

Therefore, $\sigma'(x)$ can be formed by taking coefficients of the odd power terms of $\sigma(x)$ and assigning them to the next lower power terms. Specifically:

$$\sigma'(x) = \sigma_1 + \sigma_3 x^2 + \sigma_5 x^4 + \cdots$$

Example 9. Lets continue with Example 8. By now, we have found out the syndrome polynomial $S(x) = \alpha^4 + x + x^2 + \alpha^5 x^3$ and the error location polynomial $\sigma(x) = 1 - \alpha x - \alpha^6 x^2$. We also know the error locations are α^4 and α^2 (which actually refers to the coefficients associated with x^4 and x^2 in the received-word polynomial). Then the error evaluator polynomial is computed as following:

$$\Omega(x) = (S(x) \cdot \sigma(x)) \mod x^{2t}$$
$$= (\alpha^4 + x + x^2 + \alpha^5 x^3) \cdot (1 - \alpha x - \alpha^6 x^2) \mod x^4$$
$$= \alpha^4 + \alpha^4 x$$

And the derivative of error location polynomial is: $\sigma'(x) = -\alpha$. Then the error values are calculated as following:

$$e_2 = \frac{\Omega(x)}{\sigma'(x)}|_{x=\alpha^{-2}} = \frac{\alpha 4 + \alpha^4 \cdot \alpha^{-2}}{-\alpha} = -1 = 1$$

$$e_4 = \frac{\Omega(x)}{\sigma'(x)}|_{x=\alpha^{-4}} = \frac{\alpha 4 + \alpha^4 \cdot \alpha^{-4}}{-\alpha} = -\alpha^4 = \alpha^4$$

Therefore, the error polynomial is $e(x) = x^2 + \alpha^4 x^4$, which satisfies c(x) = r(x) + e(x).

Step 5. After we find out the error polynomial e(x), we can just add it to the received-word polynomial r(x) and then we can have the original code-word polynomial c(x).

Example 10. Lets continue with Example 9. Since we have $e(x) = x^2 + \alpha^4 x^4$ and $r(x) = x^6 + \alpha^3 x^5 + x^4 + \alpha^3 x^3 + \alpha^2 x^2 + \alpha^5 x^1 + 1$, it is easy to add them up and get the following result:

$$c(x) = e(x) + r(x) = x^{2} + \alpha^{4}x^{4} + x^{6} + \alpha^{3}x^{5} + x^{4} + \alpha^{3}x^{3} + \alpha^{2}x^{2} + \alpha^{5}x^{1} + \alpha^{5}x^{6} + \alpha^{3}x^{5} + \alpha^{5}x^{4} + \alpha^{3}x^{3} + \alpha^{6}x^{2} + \alpha^{5}x^{1} + 1$$

So the original code-words we got is $[\alpha^0, \alpha^3, \alpha^5, \alpha^3, \alpha^6, \alpha^5, \alpha^0]$, that is, [1 3 7 3 5 7 1]. By checking with the information provided in Example 6, the result is correct.

CHAPTER 3 Low-Latency Reed-Solomon Codes

3.1 Concept and Proof

The content of this section is mainly based on [17] in which Dr. Shokrollahi introduced a special class of generalized RS codes which allow for faster encoding and decoding. The underlying idea is primarily a clever choice of the root set of the codes so that this set is closed under multiplication with a p-th root of unity over the base GF. The biggest advantage is that this class of generalized RS codes can be constructed as p components with length n/pin a similar manner of conventional RS codes so that the entire encoding process and most parts of the decoding process can all run in parallel on these p constituent codes. In other words, these processes can speed up by a factor of almost p, with only a slight increase in hardware costs.

Before stating the newly proposed algorithm, the definition of GRS codes should be examined first. For $1 \le n \le q$,

$$GRS_{k}(\boldsymbol{\alpha}, \boldsymbol{v}) = \{ (v_{0}f(\alpha_{0}), v_{1}f(\alpha_{1}), \cdots, v_{n-1}f(\alpha_{n-1})) | f \in GF_{q}[x]_{< k} \}$$

where $\boldsymbol{\alpha}$ is a set of distinct elements of GF(q), \boldsymbol{v} is a set of nonzero elements of GF(q). $f \in GF_q[x]_{<k}$ is an univariate polynomial over GF(q) with degree less than k. Just like narrow-sense RS codes, GRS codes are also MDS and the minimum distance is (n - k + 1) as well [25].

Recall the definition of narrow-sense RS codes in Chapter 2. It is easy to see that narrow-sense RS codes is a special class of GRS codes with n = q - 1, $\alpha_i = \alpha^i$, and $v_i = 1$ for $0 \le i \le n - 1$. The definition of low-latency RS codes developed by Dr. Shokrollahi is given as following:

 $C(n,k;\alpha,\rho)$ is a code over GF(q) with block-length $n = p \cdot m$, dimension k, and minimum distance (n - k + 1). Its codewords are of the form $(v_0 f(\alpha_0), v_1 f(\alpha_1), \cdots, v_{n-1} f(\alpha_{n-1}))$, where $f \in GF_q[x]_{< k}, \alpha_i = \rho^{(i \mod p)} \alpha^{\lfloor i/p \rfloor}$, α is the primitive element of GF(q), ρ is p-th root of unity of the same field, and $v_i = \frac{1}{\prod_{j \neq i} (\alpha_i - \alpha_j)}$.

Example 11. Assume that we are using $GF(2^4)$, and working on $RS(15, 9; \alpha, \rho)$ with p = 3. Then

$$\rho^p = \rho^3 = \alpha^{15} = 1 \Rightarrow \rho = \alpha^5$$

According to $\alpha_i = \rho^{(i \mod p)} \alpha^{\lfloor i/p \rfloor}$, we can get the relationship in Table 3–1. As we can see, although the selected roots are not consecutive, the set essentially contains all the roots of a conventional narrow-sense RS(15,9) codes and certainly it is closed under multiplication.

$\alpha_0 = \rho^0 \alpha^0 = \alpha^0$	$\alpha_8 = \rho^2 \alpha^2 = \alpha^{12}$
$\alpha_1 = \rho^1 \alpha^0 = \alpha^5$	$\alpha_9 = \rho^0 \alpha^3 = \alpha^3$
$\alpha_2 = \rho^2 \alpha^0 = \alpha^{10}$	$\alpha_{10} = \rho^1 \alpha^3 = \alpha^8$
$\alpha_3 = \rho^0 \alpha^1 = \alpha^1$	$\alpha_{11} = \rho^2 \alpha^3 = \alpha^{13}$
$\alpha_4 = \rho^1 \alpha^1 = \alpha^6$	$\alpha_{12} = \rho^0 \alpha^4 = \alpha^4$
$\alpha_5 = \rho^2 \alpha^1 = \alpha^{11}$	$\alpha_{13} = \rho^1 \alpha^4 = \alpha^9$
$\alpha_6 = \rho^0 \alpha^2 = \alpha^2$	$\alpha_{14} = \rho^2 \alpha^4 = \alpha^{14}$
$\alpha_7 = \rho^1 \alpha^2 = \alpha^7$	

Table 3–1: Conversion between roots of $C(15, 9; \alpha, \rho)$ and elements of $GF(2^4)$.

In order to utilize the parallel running property, the code-words need to be capable to be partitioned into p parts. A set of (coefficients of) polynomial vectors $[H_0, H_1, \dots, H_{p-1}]$ is defined, where $H_j \in GF_q[x]_{< m}$ are univariate polynomials over GF(q) of degree less than m, such that a set of Fourier transform equations: for $i = 0, 1, \dots, p-1$, $FT(H)_i \equiv \sum_{j=0}^{p-1} \rho^{i \cdot j} H_j = 0 \mod g_i$ are true. g_i is a set of generator polynomials and is defined as $g_i \equiv \prod_{j\equiv i \mod p}^{0 \le j \le n-k} (x - \alpha^j)$.

Now the task is to prove that $[H_0, H_1, \dots, H_{p-1}]$ is a codeword set belonging to $C(n, k; \alpha, \rho)$. First, we define a root matrix of order (k - 1) as $V_k(\alpha_0, \alpha_2, \dots, \alpha^{n-1})$ and a diagonal matrix as v:

$$V_{k}(\alpha_{0}, \alpha_{2}, \cdots, \alpha^{n-1}) = \begin{bmatrix} 1 & 1 & \cdots & 1 \\ \alpha_{0} & \alpha_{1} & \cdots & \alpha_{n-1} \\ \vdots & \vdots & \ddots & \vdots \\ \alpha_{0}^{k-1} & \alpha_{1}^{k-1} & \cdots & \alpha_{n-1}^{k-1} \end{bmatrix}$$
$$v = \operatorname{diag}(v_{0}, v_{1}, \cdots, v_{n-1}) = \begin{bmatrix} v_{0} & 0 & 0 & \cdots & 0 & 0 \\ 0 & v_{1} & 0 & \cdots & 0 & 0 \\ \vdots & \vdots & \vdots & \ddots & \vdots & \vdots \\ 0 & 0 & 0 & \cdots & v_{n-2} & 0 \\ 0 & 0 & 0 & \cdots & 0 & v_{n-1} \end{bmatrix}$$

With simple calculation, we can get:

$$G = V_k(\alpha_0, \alpha_2, \cdots, \alpha^{n-1}) \cdot v = \begin{bmatrix} v_0 & v_1 & \cdots & v_{n-1} \\ v_0 \alpha_0 & v_1 \alpha_1 & \cdots & v_{n-1} \alpha_{n-1} \\ \vdots & \vdots & \ddots & \vdots \\ v_0 \alpha_0^{k-1} & v_1 \alpha_1^{k-1} & \cdots & v_{n-1} \alpha_{n-1}^{k-1} \end{bmatrix}$$

It is obvious that the codewords $(v_0 f(\alpha_0), v_0 f(\alpha_0), \cdots, v_{n-1} f(\alpha_{n-1}))$ of $C(n, k; \alpha, \rho)$ are the row-span of G. In other words, G is the generator matrix of $C(n, k; \alpha, \rho)$.

On the other hand, as the generator polynomial set for $[H_0, H_1, \dots, H_{p-1}]$ is defined as follows: for $i = (0, 1, \dots, p-1)$, $g_i \equiv \prod_{j \equiv i \mod p}^{0 \leq j \leq n-k} (x - \alpha^j)$, so a set of root matrix is defined: for $i = (0, 1, \dots, p-1)$, $V_i \equiv V_m(\alpha^i, \alpha^{i+p}, \dots, \alpha^{i+p \cdot (r_i-1)})$ where r_i is the number of integers between 0 and (n-k-1) which are congruent to i modulo p. As $FT(H)_i \equiv \sum_{j=0}^{p-1} \rho^{i \cdot j} H_j = 0 \mod g_i$, so $FT(H)_i \cdot V_i = \sum_{j=0}^{p-1} \rho^{i \cdot j} H_j \cdot V_i = 0$, which leads to $([H_0, H_1, \dots, H_{p-1}] \cdot P) = 0$ and P is a matrix defined as for $i, j = (0, 1, \dots, p-1)$, $P_{i,j} = \rho^{i \cdot j} V_j$. In other words, Pis the transpose of the parity-check matrix of codewords $[H_0, H_1, \dots, H_{p-1}]$.

When we substitute $V_i \equiv V_m(\alpha^i, \alpha^{i+p}, \cdots, \alpha^{i+p \cdot (r_i-1)})$ into P, with simple calculations and permutations of columns, the matrix P has the form

$$P = \begin{bmatrix} V_{n-k}(1, \alpha, \cdots, \alpha^{m-1})^T \\ V_{n-k}(\rho, \rho\alpha, \cdots, \rho\alpha^{m-1})^T \\ V_{n-k}(\rho^2, \rho^2\alpha, \cdots, \rho^2\alpha^{m-1})^T \\ \vdots \\ V_{n-k}(\rho^{p-1}, \rho^{p-1}\alpha, \cdots, \rho^{p-1}\alpha^{m-1})^T \end{bmatrix}$$

which is $V_{n-k}(\alpha_0, \alpha_1, \cdots, \alpha_{n-1})^T$. Therefore it suggests that $([H_0, H_1, \cdots, H_{p-1}] \cdot V_{n-k}(\alpha_0, \alpha_1, \cdots, \alpha_{n-1})^T) = 0$ and $V_{n-k}(\alpha_0, \alpha_1, \cdots, \alpha_{n-1})$ is the parity-check matrix of codewords $[H_0, H_1, \cdots, H_{p-1}]$.

At this point, all we need to do is to prove $V_{n-k}(\alpha_0, \alpha_1, \cdots, \alpha_{n-1})$ is also the parity-check matrix of $C(n, k; \alpha, \rho)$, that is, $(V_k(\alpha_0, \alpha_2, \cdots, \alpha^{n-1}) \cdot v \cdot V_{n-k}(\alpha_0, \alpha_1, \cdots, \alpha_{n-1})^T) = G \cdot V_{n-k}(\alpha_0, \alpha_1, \cdots, \alpha_{n-1})^T = 0.$

$$\begin{aligned} G \cdot V_{n-k}(\alpha_{0}, \alpha_{1}, \cdots, \alpha_{n-1})^{T} &= \\ \begin{bmatrix} v_{0} & v_{1} & \cdots & v_{n-1} \\ v_{0}\alpha_{0} & v_{1}\alpha_{1} & \cdots & v_{n-1}\alpha_{n-1} \\ \vdots & \vdots & \ddots & \vdots \\ v_{0}\alpha_{0}^{k-1} & v_{1}\alpha_{1}^{k-1} & \cdots & v_{n-1}\alpha_{n-1}^{k-1} \end{bmatrix} \cdot \begin{bmatrix} 1 & 1 & \cdots & 1 \\ \alpha_{0} & \alpha_{1} & \cdots & \alpha_{n-1} \\ \vdots & \vdots & \ddots & \vdots \\ \alpha_{0}^{n-k-1} & \alpha_{1}^{n-k-1} & \cdots & \alpha_{n-1}^{n-k-1} \end{bmatrix}^{T} \\ \\ \begin{bmatrix} v_{0} + \cdots + v_{n-1} & \cdots & v_{0}\alpha_{0}^{n-k-1} + \cdots + v_{n-1}\alpha_{n-1}^{n-k-1} \\ v_{0}\alpha_{0} + \cdots + v_{n-1}\alpha_{n-1} & \cdots & v_{0}\alpha_{0}^{n-k} + \cdots + v_{n-1}\alpha_{n-1}^{n-k} \\ \vdots & \ddots & \vdots \\ v_{0}\alpha_{0}^{k-1} + \cdots + v_{n-1}\alpha_{n-1}^{k-1} & \cdots & v_{0}\alpha_{0}^{n-2} + \cdots + v_{n-1}\alpha_{n-1}^{n-2} \end{bmatrix} \end{aligned}$$

As we can see, if the above matrix is 0, then every entry needs to be 0, which means $v_0\alpha_0^i + \cdots + v_{n-1}\alpha_{n-1}^i = 0$ for all $i = 0, 1, \cdots, n-2$. This condition is equivalent to proving the following:

$$V_{n-1}(\alpha_0, \alpha_1, \cdots, \alpha_{n-1}) \cdot \begin{bmatrix} v_0 \\ v_1 \\ \vdots \\ v_{n-1} \end{bmatrix} = \begin{bmatrix} 1 & 1 & \cdots & 1 \\ \alpha_0 & \alpha_1 & \cdots & \alpha_{n-1} \\ \vdots & \vdots & \ddots & \vdots \\ \alpha_0^{n-2} & \alpha_1^{n-2} & \cdots & \alpha_{n-1}^{n-2} \end{bmatrix} \cdot \begin{bmatrix} v_0 \\ v_1 \\ \vdots \\ v_{n-1} \end{bmatrix} = 0$$

To prove this equality, the inverse of $V_n(\alpha_0, \alpha_1, \cdots, \alpha_{n-1})$ needs to be reviewed first. Let's define $\lambda_i(x) = v_i \prod_{j \neq i} (x - \alpha_j)$. Recall that $v_i = \frac{1}{\prod_{j \neq i} (\alpha_i - \alpha_j)}$ in the definition of $C(n, k; \alpha, \rho)$. Therefore, we have $\lambda_i(\alpha_i) = 1$ and $\lambda_i(\alpha_j) = 0$ for $j \neq i$. Let $\lambda_{i,j}$ denote the coefficient of x^j of $\lambda_i(x)$, so that $\lambda_{i,n-1} = v_i$.

Then, the inverse of $V_n(\alpha_0, \alpha_1, \cdots, \alpha_{n-1})$ is

$$\begin{bmatrix} \lambda_{0,0} & \lambda_{0,1} & \cdots & \lambda_{0,n-2} & \lambda_{0,n-1} \\ \lambda_{1,0} & \lambda_{1,1} & \cdots & \lambda_{1,n-2} & \lambda_{1,n-1} \\ \vdots & \vdots & \ddots & \vdots & \vdots \\ \lambda_{n-1,0} & \lambda_{n-1,1} & \cdots & \lambda_{n-1,n-2} & \lambda_{n-1,n-1} \end{bmatrix} = (A|\Gamma)$$

where $\Gamma = (\lambda_{0,n-1}, \lambda_{1,n-1}, \cdots, \lambda_{n-1,n-1})^T = (v_0, v_1, \cdots, v_{n-1})^T$. Therefore,

$$(A|\Gamma) \cdot V_n(\alpha_0, \alpha_1, \cdots, \alpha_{n-1}) = I_n = V_n(\alpha_0, \alpha_1, \cdots, \alpha_{n-1}) \cdot (A|\Gamma)$$
$$= \left(\frac{V_{n-1}(\alpha_0, \alpha_1, \cdots, \alpha_{n-1})}{B}\right) \cdot (A|\Gamma)$$

which suggests that

$$V_{n-1}(\alpha_0, \alpha_1, \cdots, \alpha_{n-1}) \cdot A = I_{n-1}$$

 $V_{n-1}(\alpha_0, \alpha_1, \cdots, \alpha_{n-1}) \cdot \Gamma = V_{n-1}(\alpha_0, \alpha_1, \cdots, \alpha_{n-1}) \cdot (v_0, v_1, \cdots, v_{n-1})^T = 0$

Thus, it proves the following:

$$V_k(\alpha_0, \alpha_2, \cdots, \alpha^{n-1}) \cdot v \cdot V_{n-k}(\alpha_0, \alpha_1, \cdots, \alpha_{n-1})^T = 0$$

Therefore, it is proved that P is also the transpose of the parity-check matrix of $C(n, k; \alpha, \rho)$ and thus $[H_0, H_1, \dots, H_{p-1}]$ is a codeword set belonging to $C(n, k; \alpha, \rho)$, which is a class of generalized RS codes.

3.2 Algorithm Description

This section is mainly based on [17]. For each step, theorems and concepts are first introduced and then an example is given for better understanding. The definitions of parameters and variables already given in the preceding chapters may not be presented in this section again. It is highly recommended to read at least Chapter 2 before moving to this chapter. Recall in the definition of $C(n, k; \alpha, \rho)$, speed-up coefficient p is defined in $n = p \cdot m$, which implies that code-word length n is divisible by p. However, no constraints are added to message-word length k and parity-bit length r. In fact, the coding algorithm would be slightly different dependent on if k and r are divisible by p. For this section, assume that n, k, and r are all divisible by p. Circumstances of arbitrary values of k and r will be introduced in the next section. Specifically, we define $n = p \cdot m, k = p \cdot t, r = (n - k) = p \cdot l, \alpha$ is the primitive elements of GF(q), ρ is p-th roots of unity, and thus $\rho = \alpha^m$, and m = t + l.

3.2.1 Encoding Algorithm

Design Structure. The overall structure for low-latency RS encoding algorithm is shown in Figure 3–1. There are five steps. A block of message-words is split into p components and then go through a discrete Fourier transformer (DFT). With p generator polynomials pre-calculated, p blocks of parity bits are produced based on the output of the DFT block. Finally, the message-words along with the parity-bits are grouped together following a particular rule to output the final code-words. In the following paragraphs, each step is explained in greater details.



Figure 3–1: Structure of low-latency RS encoding algorithm.

Step 1. Produce the set of generator polynomials as follows: for $i = (0, 1, \dots, p-1), g_i \equiv \prod_{\substack{j \equiv i \mod p}}^{0 \le j \le n-k} (x - \alpha^j).$

Example 12. Assume we are using $GF(2^4) = GF(16)$ (Table 2–2), and working on $RS(15, 9; \alpha, \rho)$ with p = 3. So r = n - k = 15 - 9 = 6 and thus the generator polynomials are:

$$g_{0} \equiv \Pi_{j\equiv 0 \mod 3}^{0 \le j \le 6} (x - \alpha^{j}) = (x - \alpha^{0})(x - \alpha^{3}) = x^{2} + \alpha^{14}x + \alpha^{3}$$
$$= [\alpha^{0}, \alpha^{14}, \alpha^{3}] = [1, 9, 8]$$
$$g_{1} \equiv \Pi_{j\equiv 1 \mod 3}^{0 \le j \le 6} (x - \alpha^{j}) = (x - \alpha^{1})(x - \alpha^{4}) = x^{2} + x + \alpha^{5}$$
$$= [\alpha^{0}, \alpha^{0}, \alpha^{5}] = [1, 1, 6]$$
$$g_{2} \equiv \Pi_{j\equiv 2 \mod 3}^{0 \le j \le 6} (x - \alpha^{j}) = (x - \alpha^{2})(x - \alpha^{5}) = x^{2} + \alpha^{1}x + \alpha^{7}$$
$$= [\alpha^{0}, \alpha^{1}, \alpha^{7}] = [1, 2, 11]$$

Step 2. Arrange the block of message-words M into a matrix and label each row vector as M_i , where $i = 0, 1, \dots, p-1$. The matrix is constructed as following: for $i = 0, 1, \dots, p-1$, $j = 0, 1, \dots, t-1$, $M_{matrix}(i, j) = M((j + 1) \cdot p - i)$.

Example 13. Continuing with Example 12, assume the block of message-words M is [11, 3, 2, 5, 6, 4, 10, 12, 8], which in power representation is equal to $[\alpha^7, \alpha^4, \alpha^1, \alpha^8, \alpha^5, \alpha^2, \alpha^9, \alpha^6, \alpha^3]$, then the matrix is as following:

$$M_{matrix} = \begin{bmatrix} 2 & 4 & 8 \\ 3 & 6 & 12 \\ 11 & 5 & 10 \end{bmatrix} \text{ and thus } \begin{cases} M_0 = [2, 4, 8] = [\alpha^1, \alpha^2, \alpha^3] \\ M_1 = [3, 6, 12] = [\alpha^4, \alpha^5, \alpha^6] \\ M_2 = [11, 5, 10] = [\alpha^7, \alpha^8, \alpha^9] \end{cases}$$

Step 3. Define the Fourier transform of M_i as done with H_i before. Specifically, for $i = 0, 1, \dots, p-1$, $FT(M)_i = \sum_{j=0}^{p-1} \rho^{i \cdot j} M_j$.

Example 14. Continuing with Example 13, as ρ is 3-th (p = 3) root of unity, so $\rho = \alpha^5$ and thus $FT(M)_0 = M_0 + M_1 + M_2$ $= [\alpha^1 + \alpha^4 + \alpha^7, \alpha^2 + \alpha^5 + \alpha^8, \alpha^3 + \alpha^6 + \alpha^9]$ $= [\alpha^9, \alpha^{10}, \alpha^{11}]$ $FT(M)_1 = M_0 + \rho M_1 + \rho^2 M_2$ $= [\alpha^1 + \rho \alpha^4 + \rho^2 \alpha^7, \alpha^2 + \rho \alpha^5 + \rho^2 \alpha^8, \alpha^3 + \rho \alpha^6 + \rho^2 \alpha^9]$ $= [\alpha^6, \alpha^7, \alpha^8]$ $FT(M)_2 = M_0 + \rho^2 M_1 + \rho M_2$ $= [\alpha^1 + \rho^2 \alpha^4 + \rho \alpha^7, \alpha^2 + \rho^2 \alpha^5 + \rho \alpha^8, \alpha^3 + \rho^2 \alpha^6 + \rho \alpha^9]$ $= [\alpha^2, \alpha^3, \alpha^4]$

Step 4. We define the parity bits $[h_0, h_1, \dots, h_{(p-1)}]$ so that $[x^l M_0 + h_0, x^l M_1 + h_1, \dots, x^l M_{(p-1)} + h_{(p-1)}] = [H_0, H_1, \dots, H_{(p-1)}] \in C(n, k; \alpha, \rho).$

Let $f_i := x^l FT(M)_i \mod g_i$, where $i = 0, 1, \dots, p-1$, and the purpose of x^l is to shift $FT(M)_i$ by l degrees. Recall that vectors essentially represent polynomials and each vector element is the coefficient associated with each order of x. From left to right, the order is monotonically decreasing. This step is actually the same process as conventional narrow-sense RS encoding algorithms except that the message polynomial m(x) is replaced by $FT(M)_i$.

Recall that $[x^l M_0 + h_0, x^l M_1 + h_1, \cdots, x^l M_{(p-1)} + h_{(p-1)}] = [H_0, H_1, \cdots, H_{(p-1)}]$ and $FT(H)_i \equiv \sum_{j=0}^{p-1} \rho^{i \cdot j} H_j = 0 \mod g_i$. Therefore, for $i = 0, 1, \cdots, p-1$

1, $f_i = -\sum_{j=0}^{p-1} \rho^{i \cdot j} h_j \mod g_i$. With this expression, we can calculate h_j from f_i using inverse Fourier transform. Concretely, for $i = (0, 1, \cdots, p-1), h_i = -\frac{1}{p} (\sum_{j=0}^{p-1} \rho^{-i \cdot j} f_j)$.

Example 15. Continuing with Example 14, so

$$f_0 := x^l FT(M)_0 \mod g_0 = [\alpha^9, \alpha^{10}, \alpha^{11}, 0, 0] \mod [\alpha^0, \alpha^{14}, \alpha^3] = [\alpha^4, 0]$$
$$f_1 := x^l FT(M)_1 \mod g_1 = [\alpha^6, \alpha^7, \alpha^8, 0, 0] \mod [\alpha^0, \alpha^0, \alpha^5] = [\alpha^{13}, \alpha^{11}]$$
$$f_2 := x^l FT(M)_2 \mod g_2 = [\alpha^2, \alpha^3, \alpha^4, 0, 0] \mod [\alpha^0, \alpha^1, \alpha^7] = [\alpha^0, \alpha^6]$$

Notice that the method of solving "mod" is shown in Figure 2–2.

$$\begin{split} h_0 &= -\frac{1}{3} (\Sigma_{j=0}^2 \rho^{-0 \cdot j} f_j) = -(1/3) (f_0 + f_1 + f_2) \\ &= [\alpha^4 + \alpha^{13} + \alpha^0, 0 + \alpha^{11} + \alpha^6] \\ &= [\alpha^{12}, \alpha^1] = [15, 2] \\ h_1 &= -\frac{1}{3} (\Sigma_{j=0}^2 \rho^{-1 \cdot j} f_j) = -(1/3) (f_0 + \rho^2 f_1 + \rho f_2) \\ &= [\alpha^4 + \alpha^{10} \cdot \alpha^{13} + \alpha^5 \cdot \alpha^0, 0 + \alpha^{10} \cdot \alpha^{11} + \alpha^5 \cdot \alpha^6] \\ &= [0, \alpha^1] = [0, 2] \\ h_2 &= -\frac{1}{3} (\Sigma_{j=0}^2 \rho^{-2 \cdot j} f_j) = -(1/3) (f_0 + \rho f_1 + \rho^2 f_2) \\ &= [\alpha^4 + \alpha^5 \cdot \alpha^{13} + \alpha^{10} \cdot \alpha^0, 0 + \alpha^5 \cdot \alpha^{11} + \alpha^{10} \cdot \alpha^6] \\ &= [\alpha^6, 0] = [12, 0] \end{split}$$

Notice that $-\frac{1}{3} = 1$ in the context of a field of characteristic 2.

Step 5. Finally we put everything together to get the final code-words $c = [H_0, H_1, \dots, H_{(p-1)}] = [x^l M_0 + h_0, x^l M_1 + h_1, \dots, x^l M_{(p-1)} + h_{(p-1)}]$. The ordering follows a two-level rule the first-level rule is that the highest order has the smallest index. As the message-words M have higher order than all

 h_i , so M is in front of all h_i . The same way is followed by elements inside each group. The second-level rule is that among all h_i , the ones with bigger i have smaller index. Specifically, for the speed-up coefficient p and l = (n - k)/p, the code-words are

$$c = [M(0), M(1), \cdots, M(k-1), h_{(p-1)}(0), h_{(p-2)}(0), \cdots, h_0(0), h_{(p-1)}(1), h_{(p-2)}(1), \cdots, h_0(1), \cdots, h_{(p-1)}(l-1), h_{(p-2)}(l-1), \cdots, h_0(l-1)]$$

Example 16. Continuing with Example 15, the message-words $M = [\alpha^7, \alpha^4, \alpha^1, \alpha^8, \alpha^5, \alpha^2, \alpha^9, \alpha^6, \alpha^3]$, and the set of parity-bits are $h_0 = [\alpha^{12}, \alpha^1]$, $h_1 = [0, \alpha^1]$, $h_2 = [\alpha^6, 0]$, then the final code-words c is $[\alpha^7, \alpha^4, \alpha^1, \alpha^8, \alpha^5, \alpha^2, \alpha^9, \alpha^6, \alpha^3, \alpha^6, 0, \alpha^{12}, 0, \alpha^1, \alpha^1]$, that is, in 4-tuple representation [11, 3, 2, 5, 6, 4, 10, 12, 8, 12, 0, 15, 0, 2, 2].

3.2.2 Decoding Algorithm

As Figure 3–2 shows, there are seven steps in the low-latency RS decoding algorithm. Received-words are first partitioned into p components followed by a process in discrete Fourier transformer (DFT). Then the syndromes are computed and sent to the key equation solver. The key equation solver is implemented by a conventional Berlekamp-Massey algorithm, which produces an error-locator polynomial and an error-evaluator polynomial. With these results, locations and error magnitudes are calculated in Step 5 and Step 6, respectively. Finally, in Step 7 errors are eliminated, and the correction-words are output. In the following paragraphs, each step is illustrated in greater details.

Step 1. For $i = 0, 1, \dots, p-1$, define $L_i(x) = \sum_{(j=0)}^{(m-1)} r_{(p \cdot j+i)} x^j$. This step is to divide the block of received-words into p components, which is similar to what we did in the encoding algorithm.



Figure 3–2: Structure of low-latency RS decoding algorithm.

Example 17. Continue with Example 16. The original code-words is

$$c = [\alpha^7, \alpha^4, \alpha^1, \alpha^8, \alpha^5, \alpha^2, \alpha^9, \alpha^6, \alpha^3, \alpha^6, 0, \alpha^{12}, 0, \alpha^1, \alpha^1]$$

that is, in 4-tuple representation

$$c = [11, 3, 2, 5, 6, 4, 10, 12, 8, 12, 0, 15, 0, 2, 2]$$

Assume the received-word is

$$r = [6, 3, 2, 5, 6, 4, 10, 11, 8, 12, 0, 15, 6, 2, 2]$$

that is, in power representation

$$r=[\alpha^5,\alpha^4,\alpha^1,\alpha^8,\alpha^5,\alpha^2,\alpha^9,\alpha^7,\alpha^3,\alpha^6,0,\alpha^{12},\alpha^5,\alpha^1,\alpha^1]$$

Comparing with the original code-words produced in the encoder, the errors are at r(0), r(7) and r(12), that is, in term of polynomial coefficients, r_{14}, r_7 and r_2 . Then

$$L_0(x) = \Sigma_{(j=0)}^4 r_{(3*j+0)} x^j = r_0 + r_3 x + r_6 x^2 + r_9 x^3 + r_{12} x^4$$
$$= [r_{12}, r_9, r_6, r_3, r_0]$$
$$= [\alpha^1, \alpha^2, \alpha^3, \alpha^{12}, \alpha^1] = [2, 4, 8, 15, 2]$$
$$L_1(x) = \Sigma_{(j=0)}^4 r_{(3*j+1)} x^j = r_1 + r_4 x + r_7 x^2 + r_{10} x^3 + r_{13} x^4$$

$$= [r_{13}, r_{10}, r_7, r_4, r_1]$$

$$= [\alpha^4, \alpha^5, \alpha^7, 0, \alpha^1] = [3, 6, 11, 0, 2]$$

$$L_2(x) = \Sigma^4_{(j=0)} r_{(3*j+2)} x^j = r_2 + r_5 x + r_8 x^2 + r_{11} x^3 + r_{14} x^4$$

$$= [r_{14}, r_{11}, r_8, r_5, r_2]$$

$$= [\alpha^5, \alpha^8, \alpha^9, \alpha^6, \alpha^5] = [6, 5, 10, 12, 6]$$

Step 2. In this step, apply Fourier transform on L_j as the same way before. Concretely, $FT(L)_i = \sum_{j=0}^{p-1} \rho^{i \cdot j} L_j$.

Example 18. Continue with Example 17, then

$$F_0(x) = FT(L)_0 = \sum_{j=0}^{p-1} \rho^{0 \cdot j} L_j = L_0 + L_1 + L_2 = [\alpha^{10}, \alpha^{10}, \alpha^{14}, \alpha^4, \alpha^5]$$

$$F_1(x) = FT(L)_1 = \sum_{j=0}^{p-1} \rho^{1 \cdot j} L_j = L_0 + \rho L_1 + \rho^2 L_2 = [\alpha^{14}, \alpha^7, \alpha^2, \alpha^{13}, \alpha^{12}]$$

$$F_2(x) = FT(L)_2 = \sum_{j=0}^{p-1} \rho^{2 \cdot j} L_j = L_0 + \rho^2 L_1 + \rho L_2 = [\alpha^6, \alpha^3, \alpha^8, \alpha^0, \alpha^7]$$

Step 3. In this step, calculate the syndromes by substituting roots of generator polynomials. Recall that for conventional RS codes, syndromes are calculated by substituting the roots of generator polynomial g(x) into the received-word polynomial r(x) because the parity-bits polynomial b(x) is acquired by $b(x) = msg(x) \cdot x^{n-k} \mod g(x)$ where msg(x) is the message-word polynomial and thus the code-word polynomial $c(x) = (msg(x) \cdot x^{n-k} + b(x))$ has the same roots of g(x). This conclusion leads to the definition of syndromes that is $S_i = r(\alpha^i) = c(\alpha^i) + e(\alpha^i) = e(\alpha^i)$ where e(x) is the error polynomial. For low-latency RS codes, on the other hand, there are p generator polynomials $g_i(x)$ each with $\frac{n-k}{p}$ roots. In Step 4 of Section 3.2.1, there are equations that

 $f_i := x^l FT(M)_i \mod g_i$, where $FT(M)_i$ is obtained by Fourier transform on message-word polynomials M_i and f_i are sent to IDFT to generate parity bits h_i . Therefore, polynomials $u_i(x) = x^l FT(M)_i(x) + f_i(x)$ have the same roots of $g_i(x)$. In other words, to calculate the syndromes in low-latency RS decoding algorithm, we should substitute the roots of $g_i(x)$ into polynomial $u_i(x)$. To generate $u_i(x)$ we should acquire $FT(M)_i$ and f_i by applying Fourier transform on both M_i and h_i . As the code-words c generated from low-latency RS encoding algorithm consists of M_i and h_i , therefore, we just need to simply apply Fourier transform on the split received-words L_i which was illustrated in the last step, and then substitute the roots of g_i to the corresponding output from Fourier transform. Specifically, for $i = 0, 1, \dots, n - k - 1$, the syndromes are defined as follows:

$$s_i = \begin{cases} F_0(\alpha^i) & \text{if } i = 0 \mod p \\ F_1(\alpha^i) & \text{if } i = 1 \mod p \\ \vdots & \vdots \\ F_{p-1}(\alpha^i) & \text{if } i = p - 1 \mod p \end{cases}$$

Example 19. Continuing with Example 18, we have n - k - 1 = 15 - 9 - 1 = 5. The syndromes are $s_0 = F_0(\alpha^0) = \alpha^{10} \cdot (\alpha^0)^4 + \alpha^{10} \cdot (\alpha^0)^3 + \alpha^{14} \cdot (\alpha^0)^2 + \alpha^4 \cdot (\alpha^0)^1 + \alpha^5 = \alpha^6$ $s_1 = F_1(\alpha^1) = \alpha^{14} \cdot (\alpha^1)^4 + \alpha^7 \cdot (\alpha^1)^3 + \alpha^2 \cdot (\alpha^1)^2 + \alpha^{13} \cdot (\alpha^1)^1 + \alpha^{12} = \alpha^9$ $s_2 = F_2(\alpha^2) = \alpha^6 \cdot (\alpha^2)^4 + \alpha^3 \cdot (\alpha^2)^3 + \alpha^8 \cdot (\alpha^2)^2 + \alpha^0 \cdot (\alpha^2)^1 + \alpha^7 = \alpha^4$ $s_3 = F_0(\alpha^3) = \alpha^{10} \cdot (\alpha^3)^4 + \alpha^{10} \cdot (\alpha^3)^3 + \alpha^{14} \cdot (\alpha^3)^2 + \alpha^4 \cdot (\alpha^3)^1 + \alpha^5 = \alpha^4$ $s_4 = F_1(\alpha^4) = \alpha^{14} \cdot (\alpha^4)^4 + \alpha^7 \cdot (\alpha^4)^3 + \alpha^2 \cdot (\alpha^4)^2 + \alpha^{13} \cdot (\alpha^4)^1 + \alpha^{12} = \alpha^{11}$

$$s_5 = F_2(\alpha^5) = \alpha^6 \cdot (\alpha^5)^4 + \alpha^3 \cdot (\alpha^5)^3 + \alpha^8 \cdot (\alpha^5)^2 + \alpha^0 \cdot (\alpha^5)^1 + \alpha^7 = \alpha^4$$

Step 4. With the syndromes computed, we can move forward to the key equation solver, which uses BM algorithm in the same way as we did for conventional narrow-sense RS codes. Nevertheless, in this part, there is one difference that the error-locator polynomial and the error-evaluator polynomial are generated together at the same time, utilizing the relationship that $\gamma(x) = (S(x) \cdot \sigma(x)) \mod x^{2t}$, which is discussed in Chapter 2.

The modified BM algorithm is explained below based on [26]. $\sigma(x)$ is the error-locator polynomial; B(x) is the error-locator support polynomial; $\gamma(x)$ is the error-evaluator polynomial; A(x) is the error-evaluator support polynomial; L is a integer variable that indicates the degree of $\sigma(x)$; k is a integer variable; Δ is the discrepancy. The upper index i refers to the i-th iteration and the lower index j represents j-th coefficient that is associated with x^j in polynomials. For example, $\sigma_j^{(i)}$ means the j-th coefficient σ_j of $\sigma(x)$ that is updated at the i-th iteration.

• Initialization:

$$\sigma^{(0)}(x)=1, B^{(0)}(x)=1, \gamma^{(0)}(x)=0, A^{(0)}(x)=x^{-1}, L^{(0)}=0 \text{ and } k=0$$

- The algorithm iterates for r = n k steps. At the (k+1)-th iteration, follow the procedures below:
 - 1. Calculate the discrepancy: $\Delta^{(k+1)} = \sum_{j=0}^{L^{(k)}} \sigma_j^{(k)} S_{k-j}$.
 - 2. Update the values of $\sigma(x)$ and $\gamma(x)$. Specifically,

$$\sigma^{(k+1)}(x) = \sigma^{(k)}(x) - \Delta^{(k+1)} \cdot B^{(k)}(x) \cdot x$$
$$\gamma^{(k+1)}(x) = \gamma^{(k)}(x) - \Delta^{(k+1)} \cdot A^{(k)}(x) \cdot x$$

3. Update the values of B(x), A(x) and L. This step is not necessary for the last iteration. Specifically,

$$B^{(k+1)}(x) = \begin{cases} x \cdot B^{(k)}(x) & \text{if } \Delta^{(k+1)} \neq 0 \text{ and } 2L^{(k)} \leq k \\ \sigma^{(k)}(x)/\Delta^{(k+1)} & \text{otherwise} \end{cases}$$
$$A^{(k+1)}(x) = \begin{cases} x \cdot A^{(k)}(x) & \text{if } \Delta^{(k+1)} \neq 0 \text{ and } 2L^{(k)} \leq k \\ \gamma^{(k)}(x)/\Delta^{(k+1)} & \text{otherwise} \end{cases}$$
$$L^{(k+1)} = \begin{cases} L^{(k)} & \text{if } \Delta^{(k+1)} \neq 0 \text{ and } 2L^{(k)} \leq k \\ k+1-L^{(k)} & \text{otherwise} \end{cases}$$

4. If k = 2t - 1, then stop. Otherwise, k = k + 1 and return to Procedure 1.

Example 20. Continue with Example 14. The syndromes are $s_0 = \alpha^6, s_1 = \alpha^9, s_2 = \alpha^4, s_3 = \alpha^4, s_4 = \alpha^{11}, s_5 = \alpha^4$, then • Initialization: $\sigma^{(0)}(x) = 1, B^{(0)}(x) = 1, \gamma^{(0)}(x) = 0, A^{(0)}(x) = x^{-1}, L^{(0)} = 0$ and k = 0• Iteration k + 1 = 1 $\Delta^{(1)} = \sum_{j=0}^{L^{(0)}} \sigma_j^{(0)} s_{0-j} = \sigma_0^{(0)} \cdot s_0 = 1 \cdot \alpha^6 = \alpha^6$ $\sigma^{(1)}(x) = \sigma^{(0)}(x) - \Delta^{(1)} \cdot B^{(0)}(x) \cdot x = 1 - \alpha^6 \cdot 1 \cdot x = 1 - \alpha^6 x$ $\gamma^{(1)}(x) = \gamma^{(0)}(x) - \Delta^{(1)} \cdot A^{(0)}(x) \cdot x = 0 - \alpha^6 \cdot x^{-1} \cdot x = \alpha^6$ As $\Delta^{(1)} = \alpha^6 \neq 0$ and $2L^{(0)} = 0$, thus $B^{(1)}(x) = \sigma^{(0)}(x) / \Delta^{(1)} = \alpha^{-6}$

$$\begin{aligned} A^{(1)}(x) &= \gamma^{(0)}(x)/\Delta^{(1)} = 0\\ L^{(1)} &= k + 1 - L^{(0)} = 0 + 1 - 0 = 1 \end{aligned}$$
• Iteration $k + 1 = 2$

$$\Delta^{(2)} &= \sum_{j=0}^{L^{(1)}} \sigma_{j}^{(1)} s_{1-j} = \sigma_{0}^{(1)} \cdot s_{1} + \sigma_{1}^{(1)} \cdot s_{0} = 1 \cdot \alpha^{9} + \alpha^{6} \cdot \alpha^{6} = \alpha^{8} \\ \sigma^{(2)}(x) &= \sigma^{(1)}(x) - \Delta^{(2)} \cdot B^{(1)}(x) \cdot x \\ &= 1 - \alpha^{6}x - \alpha^{8} \cdot \alpha^{-6} \cdot x = 1 - \alpha^{3}x \\ \gamma^{(2)}(x) &= \gamma^{(1)}(x) - \Delta^{(2)} \cdot A^{(1)}(x) \cdot x = \alpha^{6} - \alpha^{8} \cdot 0 \cdot x = \alpha^{6} \end{aligned}$$
As $\Delta^{(2)} = \alpha^{8} \neq 0$ and $2L^{(1)} = 2 > 1 = k$, thus
$$B^{(2)}(x) = x \cdot B^{(1)}(x) = \alpha^{-6}x \\ A^{(2)}(x) = x \cdot A^{(1)}(x) = 0 \\ L^{(2)} = L^{(1)} = 1 \end{aligned}$$
• Iteration $k + 1 = 3$

$$\Delta^{(3)} = \sum_{j=0}^{L^{(2)}} \sigma_{j}^{(2)} s_{2-j} = \sigma_{0}^{(2)} \cdot s_{2} + \sigma_{1}^{(2)} \cdot s_{1} = 1 \cdot \alpha^{4} + \alpha^{3} \cdot \alpha^{9} = \alpha^{6} \\ \sigma^{(3)}(x) = \sigma^{(2)}(x) - \Delta^{(3)} \cdot B^{(2)}(x) \cdot x \\ &= 1 - \alpha^{3}x - \alpha^{6} \cdot \alpha^{-6}x \cdot x = 1 - \alpha^{3}x - x^{2} \\ \gamma^{(3)}(x) = \gamma^{(2)}(x) - \Delta^{(3)} \cdot A^{(2)}(x) \cdot x = \alpha^{6} - \alpha^{6} \cdot 0 \cdot x = \alpha^{6} \\ As \Delta^{(3)} = \alpha^{6} \neq 0 \text{ and } 2L^{(2)} = 2 = k, \text{ thus} \end{aligned}$$

$$B^{(3)}(x) = \sigma^{(2)}(x)/\Delta^{(3)} = (1 - \alpha^{3}x) \cdot \alpha^{-6} = \alpha^{-6} - \alpha^{-3}x \\ A^{(3)}(x) = \gamma^{(2)}(x)/\Delta^{(3)} = \alpha^{6} \cdot \alpha^{-6} = 1 \end{aligned}$$

$$L^{(3)} = k + 1 - L^{(2)} = 2 + 1 - 1 = 2$$

• Iteration k + 1 = 4

$$\begin{aligned} \Delta^{(4)} &= \sum_{j=0}^{L^{(3)}} \sigma_j^{(3)} s_{3-j} = \sigma_0^{(3)} \cdot s_3 + \sigma_1^{(3)} \cdot s_2 + \sigma_2^{(3)} \cdot s_1 \\ &= 1 \cdot \alpha^4 + \alpha^3 \cdot \alpha^4 + \alpha^0 \cdot \alpha^9 = \alpha^1 \\ \sigma^{(4)}(x) &= \sigma^{(3)}(x) - \Delta^{(4)} \cdot B^{(3)}(x) \cdot x \\ &= 1 - \alpha^3 x - x^2 - \alpha^1 \cdot (\alpha^{-6} - \alpha^{-3}x) \cdot x = 1 - \alpha^{12}x - \alpha^6 x^2 \\ \gamma^{(4)}(x) &= \gamma^{(3)}(x) - \Delta^{(4)} \cdot A^{(3)}(x) \cdot x = \alpha^6 - \alpha^1 \cdot 1 \cdot x = \alpha^6 - \alpha^1 x \end{aligned}$$

As $\Delta^{(4)} = \alpha^1 \neq 0$ and $2L^{(3)} = 4 > 3 = k$, thus

$$B^{(4)}(x) = x \cdot B^{(3)}(x) = \alpha^{-6}x - \alpha^{-3}x^{2}$$
$$A^{(4)}(x) = x \cdot A^{(3)}(x) = x$$
$$L^{(4)} = L^{(3)} = 2$$

• Iteration k + 1 = 5

$$\Delta^{(5)} = \sum_{j=0}^{L^{(4)}} \sigma_j^{(4)} s_{4-j} = \sigma_0^{(4)} \cdot s_4 + \sigma_1^{(4)} \cdot s_3 + \sigma_2^{(4)} \cdot s_2$$

$$= 1 \cdot \alpha^{11} + \alpha^{12} \cdot \alpha^4 + \alpha^6 \cdot \alpha^4 = \alpha^7$$

$$\sigma^{(5)}(x) = \sigma^{(4)}(x) - \Delta^{(5)} \cdot B^{(4)}(x) \cdot x$$

$$= 1 - \alpha^{12}x - \alpha^6 x^2 - \alpha^7 \cdot (\alpha^{-6}x - \alpha^{-3}x^2) \cdot x$$

$$= 1 - \alpha^{12}x - \alpha^{11}x^2 + \alpha^4 x^3$$

$$\gamma^{(5)}(x) = \gamma^{(4)}(x) - \Delta^{(5)} \cdot A^{(4)}(x) \cdot x = \alpha^6 - \alpha^1 x - \alpha^7 \cdot x \cdot x$$

$$= \alpha^6 - \alpha^1 x - \alpha^7 x^2$$

As
$$\Delta^{(5)} = \alpha^7 \neq 0$$
 and $2L^{(4)} = 4 = k$, thus
 $B^{(5)}(x) = \sigma^{(4)}(x)/\Delta^{(5)} = (1 - \alpha^{12}x - \alpha^6 x^2) \cdot \alpha^{-7}$
 $= \alpha^{-7} - \alpha^5 x - \alpha^{-1} x^2$
 $A^{(5)}(x) = \gamma^{(4)}(x)/\Delta^{(5)} = (\alpha^6 - \alpha^1 x) \cdot \alpha^{-7} = \alpha^{-1} - \alpha^{-6} x$
 $L^{(5)} = k + 1 - L^{(4)} = 4 + 1 - 2 = 3$

• Iteration k + 1 = 6

$$\begin{aligned} \Delta^{(6)} &= \sum_{j=0}^{L^{(5)}} \sigma_j^{(5)} s_{5-j} = \sigma_0^{(5)} \cdot s_5 + \sigma_1^{(5)} \cdot s_4 + \sigma_2^{(5)} \cdot s_3 + \sigma_3^{(5)} \cdot s_2 \\ &= 1 \cdot \alpha^4 + \alpha^{12} \cdot \alpha^{11} + \alpha^{11} \cdot \alpha^4 + \alpha^4 \cdot \alpha^4 \\ &= \alpha^1 \\ \\ \sigma^{(6)}(x) &= \sigma^{(5)}(x) - \Delta^{(6)} \cdot B^{(5)}(x) \cdot x \\ &= 1 - \alpha^{12}x - \alpha^{11}x^2 + \alpha^4x^3 - \alpha^1 \cdot (\alpha^{-7} - \alpha^5x - \alpha^{-1}x^2) \cdot x \\ &= 1 - \alpha^8x - \alpha^1x^2 - \alpha^1x^3 \end{aligned}$$

$$\gamma^{(6)}(x) = \gamma^{(5)}(x) - \Delta^{(6)} \cdot A^{(5)}(x) \cdot x$$

= $\alpha^{6} - \alpha^{1}x - \alpha^{7}x^{2} - \alpha^{1} \cdot (\alpha^{-1} - \alpha^{-6}x) \cdot x$
= $\alpha^{6} + \alpha^{4}x + \alpha^{6}x^{2}$

In conclusion, the error-locator polynomial is $\sigma(x) = \sigma^{(6)}(x) = 1 - \alpha^8 x - \alpha^1 x^2 - \alpha^1 x^3$, and the error-evaluator polynomial is $\gamma(x) = \gamma^{(6)}(x) = \alpha^6 + \alpha^4 x + \alpha^6 x^2$.

Step 5. With the error-locator polynomial computed, we can move forward to finding out the error locations. This step can be done using the conventional Chien search algorithm except that to check if r_{n-i} is an error location, the root to substitute is α_i instead of α^i where $i = 0, 1, \dots, n-1$. The change is because α_i is used as roots in the definition of $C(n, k; \alpha, \rho)$. Nevertheless, based on the parallel feature of proposed low-latency RS codes, Dr. Shokrollahi developed a modified Chien Search which can run in parallel as well. The novel idea is to split the error-locator polynomial into p components and substitute roots to all of them. The computed results from all the components are then sent to IDFT. If there is any 0 among the p values generated from IDFT, then the same number of error positions could be located. The most significant advantage of this method is that we only need to substitute m = n/p roots instead of n roots.

Specifically, assume there are v ($v \leq \frac{n-k}{2}$) errors in the received word and the error-locator polynomial is found that $\sigma(x) = \sigma_0 + \sigma_1 x + \dots + \sigma_v x^v$. For $i = [0, 1, \dots, m-1]$ ($i = [l, l+1, \dots, m-1]$, where l = (n-k)/p, if errors on parity-bits are not the concern) and $k = (0, 1, \dots, p-1)$, define $a_k = \sum_{j=k \mod p}^{0 \leq j \leq v} \sigma_j \alpha^{-i \cdot j}$, and then apply inverse Fourier transform on a_k to obtain $w_k = IDFT(a)_k = \sum_{j=0}^{p-1} \rho^{-j \cdot k} a_j$. If for some k, the value w_k is zero, then the index of one error location is $y = (p \cdot i + k)$. Repeat the procedures for all value of i. The proof of this method is illustrated below.

First, we note that $\sigma(\alpha^{-i}\rho^j) = 0$ if and only if $(p \cdot i + j)$ is an error location, because *d* is an error position only when $\sigma(\alpha_d^{-1}) = 0$, and recall that a_d is defined as $\alpha_d = \rho^{(d \mod p)} \alpha^{\lfloor d/p \rfloor}$. Therefore, *d* must be equal to $(p \cdot i + j)$. Define a polynomial $b(x) = \sigma(x) \mod (x^p - \alpha^{-p \cdot i})$. Then

$$b(\alpha^{-i}\rho^{-j}) = \sigma(\alpha^{-i}\rho^{-j}) \mod (\alpha^{-p \cdot i}\rho^{-p \cdot j} - \alpha^{-p \cdot i})$$
$$= \sigma(\alpha^{-i}\rho^{-j}) \mod (\alpha^{-p \cdot i} \cdot 1 - \alpha^{-p \cdot i})$$
$$= \sigma(\alpha^{-i}\rho^{-j}) \mod 0$$
$$= \sigma(\alpha^{-i}\rho^{-j})$$

Besides,

$$b(x) = \sigma(x) \mod (x^p - \alpha^{-p \cdot i})$$

= $\sum_{j \equiv 0 \mod p}^{0 \le j \le v} \sigma_j \alpha^{-ij} + x (\sum_{j \equiv 1 \mod p}^{0 \le j \le v} \sigma_j \alpha^{-i(j-1)}) + \cdots$
+ $x^{p-1} (\sum_{j \equiv p-1 \mod p}^{0 \le j \le v} \sigma_j \alpha^{-i(j-p+1)})$
= $a_0 + a_1 \frac{x}{\alpha^{-i}} + \cdots + a_{p-1} (\frac{x}{\alpha^{-i}})^{p-1}$

Therefore, $b(\alpha^{-i}x) = a_0 + a_1x + \dots + a_{p-1}x^{p-1}$. Define $a(x) = b(\alpha^{-i}x)$ and thus $w_j = a(\rho^{-j})$ and it is equal to 0 if and only if $b(\alpha^{-i}\rho^{-j}) = \sigma(\alpha^{-i}\rho^{-j}) = 0$, that is, $(p \cdot i + j)$ is an error location.

Example 21. Continuing with Example 20, the error-locator polynomial is $\sigma(x) = \sigma^{(6)}(x) = 1 - \alpha^8 x - \alpha^1 x^2 - \alpha^1 x^3 = \sigma_0 + \sigma_1 x + \sigma_2 x^2 + \sigma_3 x^3$ and v = 3. Then • For i = 0 $a_0 = \sum_{(j=0 \mod 3)}^{0 \le j \le 3} \sigma_j \alpha^{-0 \cdot j} = \sigma_0 \cdot \alpha^0 + \sigma_3 \cdot \alpha^0 = 1 + \alpha^1 = \alpha^4$ $a_1 = \sum_{(j=1 \mod 3)}^{0 \le j \le 3} \sigma_j \alpha^{-0 \cdot j} = \sigma_1 \cdot \alpha^0 = \alpha^8$ $a_2 = \sum_{(j=2 \mod 3)}^{0 \le j \le 3} \sigma_j \alpha^{-0 \cdot j} = \sigma_2 \cdot \alpha^0 = \alpha^1$ $w_0 = \sum_{j=0}^2 \rho^{-j \cdot 0} a_j = \alpha_0 + a_1 + a_2 = \alpha^4 + \alpha^8 + \alpha^1 = \alpha^2$ $w_1 = \sum_{j=0}^2 \rho^{-j \cdot 1} a_j = \alpha_0 + \rho^2 a_1 + \rho a_2 = \alpha^4 + \alpha^{10} \cdot \alpha^8 + \alpha^5 \cdot \alpha^1 = \alpha^{10}$ $w_2 = \sum_{j=0}^2 \rho^{-j \cdot 2} a_j = \alpha_0 + \rho a_1 + \rho^2 a_2 = \alpha^4 + \alpha^5 \cdot \alpha^8 + \alpha^{10} \cdot \alpha^1 = 0$ Therefore, $r_{3\cdot i+k} = r_{3\cdot 0+2} = r_2 = r(12)$ is an error location.

• For
$$i = 1$$

$$a_{0} = \sum_{(j=0 \mod 3)}^{0 \le j \le 3} \sigma_{j} \alpha^{-1 \cdot j} = \sigma_{0} \cdot \alpha^{0} + \sigma_{3} \cdot \alpha^{-3} = 1 + \alpha^{-2} = \alpha^{6}$$

$$a_{1} = \sum_{(j=1 \mod 3)}^{0 \le j \le 3} \sigma_{j} \alpha^{-1 \cdot j} = \sigma_{1} \cdot \alpha^{-1} = \alpha^{8} \cdot \alpha^{-1} = \alpha^{7}$$

$$a_{2} = \sum_{(j=2 \mod 3)}^{0 \le j \le 3} \sigma_{j} \alpha^{-1 \cdot j} = \sigma_{2} \cdot \alpha^{-2} = \alpha^{1} \cdot \alpha^{-2} = \alpha^{-1} = \alpha^{14}$$

$$w_{0} = \sum_{j=0}^{2} \rho^{-j \cdot 0} a_{j} = \alpha_{0} + a_{1} + a_{2} = \alpha^{6} + \alpha^{7} + \alpha^{14} = \alpha^{11}$$

$$w_{1} = \sum_{j=0}^{2} \rho^{-j \cdot 1} a_{j} = \alpha_{0} + \rho^{2} a_{1} + \rho a_{2} = \alpha^{6} + \alpha^{10} \cdot \alpha^{7} + \alpha^{5} \cdot \alpha^{14} = \alpha^{7}$$

$$w_{2} = \sum_{j=0}^{2} \rho^{-j \cdot 2} a_{j} = \alpha_{0} + \rho a_{1} + \rho^{2} a_{2} = \alpha^{6} + \alpha^{5} \cdot \alpha^{7} + \alpha^{10} \cdot \alpha^{14} = \alpha^{14}$$

• For i = 2

$$a_{0} = \sum_{(j=0 \mod 3)}^{0 \le j \le 3} \sigma_{j} \alpha^{-2 \cdot j} = \sigma_{0} \cdot \alpha^{0} + \sigma_{3} \cdot \alpha^{-6} = 1 + \alpha^{-5} = \alpha^{5}$$

$$a_{1} = \sum_{(j=1 \mod 3)}^{0 \le j \le 3} \sigma_{j} \alpha^{-2 \cdot j} = \sigma_{1} \cdot \alpha^{-2} = \alpha^{8} \cdot \alpha^{-2} = \alpha^{6}$$

$$a_{2} = \sum_{(j=2 \mod 3)}^{0 \le j \le 3} \sigma_{j} \alpha^{-2 \cdot j} = \sigma_{2} \cdot \alpha^{-4} = \alpha^{1} \cdot \alpha^{-4} = \alpha^{-3} = \alpha^{12}$$

$$w_0 = \sum_{j=0}^2 \rho^{-j \cdot 0} a_j = \alpha_0 + a_1 + a_2 = \alpha^5 + \alpha^6 + \alpha^{12} = \alpha^8$$
$$w_1 = \sum_{j=0}^2 \rho^{-j \cdot 1} a_j = \alpha_0 + \rho^2 a_1 + \rho a_2 = \alpha^5 + \alpha^{10} \cdot \alpha^6 + \alpha^5 \cdot \alpha^{12} = 0$$
$$w_2 = \sum_{j=0}^2 \rho^{-j \cdot 2} a_j = \alpha_0 + \rho a_1 + \rho^2 a_2 = \alpha^5 + \alpha^5 \cdot \alpha^6 + \alpha^{10} \cdot \alpha^{12} = \alpha^4$$

Therefore, $r_{3\cdot i+k} = r_{3\cdot 2+1} = r_7 = r(7)$ is an error location.

• For i = 3

$$a_{0} = \sum_{(j=0 \mod 3)}^{0 \le j \le 3} \sigma_{j} \alpha^{-3 \cdot j} = \sigma_{0} \cdot \alpha^{0} + \sigma_{3} \cdot \alpha^{-9} = 1 + \alpha^{-8} = \alpha^{9}$$

$$a_{1} = \sum_{(j=1 \mod 3)}^{0 \le j \le 3} \sigma_{j} \alpha^{-3 \cdot j} = \sigma_{1} \cdot \alpha^{-3} = \alpha^{8} \cdot \alpha^{-3} = \alpha^{5}$$

$$a_{2} = \sum_{(j=2 \mod 3)}^{0 \le j \le 3} \sigma_{j} \alpha^{-3 \cdot j} = \sigma_{2} \cdot \alpha^{-6} = \alpha^{1} \cdot \alpha^{-6} = \alpha^{-5} = \alpha^{10}$$

$$w_{0} = \sum_{j=0}^{2} \rho^{-j \cdot 0} a_{j} = \alpha_{0} + a_{1} + a_{2} = \alpha^{9} + \alpha^{5} + \alpha^{10} = \alpha^{7}$$
$$w_{1} = \sum_{j=0}^{2} \rho^{-j \cdot 1} a_{j} = \alpha_{0} + \rho^{2} a_{1} + \rho a_{2} = \alpha^{9} + \alpha^{10} \cdot \alpha^{5} + \alpha^{5} \cdot \alpha^{10} = \alpha^{9}$$
$$w_{2} = \sum_{j=0}^{2} \rho^{-j \cdot 2} a_{j} = \alpha_{0} + \rho a_{1} + \rho^{2} a_{2} = \alpha^{9} + \alpha^{5} \cdot \alpha^{5} + \alpha^{10} \cdot \alpha^{10} = \alpha^{7}$$

• For i = 4

$$a_{0} = \sum_{(j=0 \mod 3)}^{0 \le j \le 3} \sigma_{j} \alpha^{-4 \cdot j} = \sigma_{0} \cdot \alpha^{0} + \sigma_{3} \cdot \alpha^{-12} = 1 + \alpha^{-11} = \alpha$$
$$a_{1} = \sum_{(j=1 \mod 3)}^{0 \le j \le 3} \sigma_{j} \alpha^{-4 \cdot j} = \sigma_{1} \cdot \alpha^{-4} = \alpha^{8} \cdot \alpha^{-4} = \alpha^{4}$$
$$a_{2} = \sum_{(j=2 \mod 3)}^{0 \le j \le 3} \sigma_{j} \alpha^{-4 \cdot j} = \sigma_{2} \cdot \alpha^{-8} = \alpha^{1} \cdot \alpha^{-8} = \alpha^{-7} = \alpha^{8}$$

$$w_{0} = \sum_{j=0}^{2} \rho^{-j \cdot 0} a_{j} = \alpha_{0} + a_{1} + a_{2} = \alpha^{1} + \alpha^{4} + \alpha^{8} = \alpha^{2}$$

$$w_{1} = \sum_{j=0}^{2} \rho^{-j \cdot 1} a_{j} = \alpha_{0} + \rho^{2} a_{1} + \rho a_{2} = \alpha^{1} + \alpha^{10} \cdot \alpha^{4} + \alpha^{5} \cdot \alpha^{8} = \alpha^{5}$$

$$w_{2} = \sum_{j=0}^{2} \rho^{-j \cdot 2} a_{j} = \alpha_{0} + \rho a_{1} + \rho^{2} a_{2} = \alpha^{1} + \alpha^{5} \cdot \alpha^{4} + \alpha^{10} \cdot \alpha^{8} = 0$$

Therefore, $r_{3\cdot i+k} = r_{3\cdot 4+2} = r_{14} = r(0)$ is an error location.

In conclusion, the three errors are at r_2, r_7, r_{14} , that is, r(12), r(7), r(0).

Step 6. After acquiring the error locations, we can find out the particular error value on each location using Forney's algorithm [24]. The formula is shown below. However, comparing with conventional narrow-sense RS codes, there are two differences here. First, the roots to substitute into the formula is $(\alpha_i)^{(-1)}$ instead of $(\alpha^i)^{(-1)}$, because α_i is used as roots in the definition of $C(n, k; \alpha, \rho)$. Second, there is an extra x multiplied with the denominator of the formula due to the nature of generalized RS codes [27]. Concretely, let the error-locator polynomial be $\sigma(x) = \sigma_0 + \sigma_1 x + \dots + \sigma_v x^v$ and the error-evaluator polynomial be $\gamma(x) = \gamma_0 + \gamma_1 x + \dots + \gamma_{(v-1)} x^{(v-1)}$. Thus

$$e_j = \frac{\gamma(x)}{x \cdot \sigma'(x)} \bigg|_{x = (\alpha_j)^{-1}} = \frac{\gamma(x)}{\sigma_o(x)} \bigg|_{x = (\alpha_j)^{-1}}$$

Where $\sigma'(x)$ is the derivative of $\sigma(x)$. Recall Section 2.3.2 that $\sigma'(x) = \sum_{i=1 \text{ mod } 2}^{0 \le i \le v} \sigma_i x^{(i-1)}$. Thus $\sigma_o(x) = x \cdot \sigma'(x) = \sum_{i=1 \text{ mod } 2}^{0 \le i \le v} \sigma_i x^i$.

Example 22. Continuing with Example 21, the three error locations are found as r_2, r_7, r_{14} , the error-locator polynomial is $\sigma(x) = \sigma^{(6)}(x) =$ $1 - \alpha^8 x - \alpha^1 x^2 - \alpha^1 x^3$, and the error-evaluator polynomial is $\gamma(x) =$ $\gamma^{(6)}(x) = \alpha^6 + \alpha^4 x + \alpha^6 x^2$. From Table 3–1, we can find that $\alpha_2 =$ $\alpha^{10}, \alpha_7 = \alpha^7, \alpha_{14} = \alpha^{14}$. Then, $\sigma_o(x) = x \cdot \sigma'(x) = \sum_{i=1 \text{ mod } 2}^{0 \le i \le 3} \sigma_i x^i = \sigma_1 x^1 + \sigma_3 x^3 = \alpha^8 x + \alpha^1 x^3$ $e_2 = \frac{\gamma(x)}{\sigma_o(x)}\Big|_{x=(\alpha_2)^{-1}} = \frac{\alpha^6 + \alpha^4 \cdot \alpha^{-10} + \alpha^6 \cdot (\alpha^{-10})^2}{\alpha^8 \cdot \alpha^{-10} + \alpha^1 \cdot (\alpha^{-10})^3} = \frac{\alpha^2}{\alpha^{12}} = \alpha^{-10} = \alpha^5$ $e_7 = \frac{\gamma(x)}{\sigma_o(x)}\Big|_{x=(\alpha_7)^{-1}} = \frac{\alpha^6 + \alpha^4 \cdot \alpha^{-7} + \alpha^6 \cdot (\alpha^{-7})^2}{\alpha^8 \cdot \alpha^{-7} + \alpha^1 \cdot (\alpha^{-7})^3} = \frac{\alpha^3}{\alpha^8} = \alpha^{-5} = \alpha^{10}$ $e_{14} = \frac{\gamma(x)}{\sigma_o(x)}\Big|_{x=(\alpha_{14})^{-1}} = \frac{\alpha^6 + \alpha^4 \cdot \alpha^{-14} + \alpha^6 \cdot (\alpha^{-14})^2}{\alpha^8 \cdot \alpha^{-14} + \alpha^1 \cdot (\alpha^{-14})^3} = \frac{\alpha^{12}}{\alpha^{14}} = \alpha^{-2} = \alpha^{13}$

Step 7. Finally, we can obtain the correction-words by adding the error value to the received value at the error locations. $r'_i = r_i + e_i$ where $i \in E$ and E denotes the set of v error positions.

 α^{1}]. There are three error locations r_{2} , r_{7} and r_{14} . The three error values are $e_{2} = \alpha^{5}$, $e_{7} = \alpha^{10}$ and $e_{14} = \alpha^{13}$.

Then the three corrected values are

$$r'_{2} = \alpha^{5} + \alpha^{5} = 0$$
$$r'_{7} = \alpha^{7} + \alpha^{10} = \alpha^{6}$$
$$r'_{14} = \alpha^{5} + \alpha^{13} = \alpha^{7}$$

and the corrected code-word is thus

$$r' = [\alpha^7, \alpha^4, \alpha^1, \alpha^8, \alpha^5, \alpha^2, \alpha^9, \alpha^6, \alpha^3, \alpha^6, 0, \alpha^{12}, 0, \alpha^1, \alpha^1]$$

which is consistence with the original code-word c generated from Example 16.

3.3 Algorithm Verification in MATLAB and BER Performance

In this section, implementations of the low-latency RS codes in MATLAB using high-level programming techniques are illustrated. Before we start to discuss the codes and results, there are two things to be clarified. First, both of the encoder and decoder example given in this section can handle almost any arbitrary code-word length n, message-word length k and parity-bit length r = n - k. The only constraint is that they all need to be divisible by the speed-up coefficient p. Solutions to arbitrary k and r are discussed in the next section. Second, we set n = q - 1 in this implementation to make it easier to understand, but it does not always have to be the case, and it would not affect the algorithm as long as $1 \le n \le q$ due to the nature of GRS. The functionality of this newly proposed algorithm was verified, and BER performance was measured using Communication System Toolbox in MATLAB. First of all, two MATLAB function files defining DFT and IDFT should be introduced, as they are essential functions used both in low-latency RS encoders and decoders. They are simple to realize in MATLAB with highlevel coding technique. Figure 3–3 shows the DFT function and follows the same formula given in previous sections. The output generated is a matrix and each row represents a $FT(X)_i$ where $i = 0, 1, \dots, p-1$. The only inconsistent between the codes and formula given before is that the index of a matrix in MATLAB must start with (1, 1) instead of (0, 0). Therefore, we have to change i, j in the equation to (i - 1), (j - 1), respectively. Figure 3–4 shows the IDFT function and it is same as DFT function except that a minus sign is added to the exponential order of $((i - 1) \cdot (j - 1))$.

	C)FT.m × +
1		function F=DFT (InputPoly, p, a, q)
2		5%InputPoly refers to the input polynomial
3		%p refers to the speed-up coefficient
4		%a refers to the primitive element of GF(2^GFPower)
5		-%q refers to the p-th root of unity
6	-	[~,m]=size(InputPoly); %to find out the length of input polynomial
7	-	F=a.*zeros(p,m);
8	-	for i=1:p
9	-	for j=1:p
10	-	$F(i,:)=F(i,:)+q^{((i-1)*(j-1))*InputPoly(j,:)}$
11	-	- end
12	-	- end
13	_	L end

Figure 3–3: MATLAB codes of DFT function.

3.3.1 Implementation of the Encoder in MATLAB

The encoder structure follows the one shown in Figure 3–1. Similar to the steps defined in Section 3.2.1, the MATLAB codes of this encoder are divided into six parts. In the following paragraphs, each part is explained in details, and more comments can be found in the screenshots of their MATLAB codes.

The first part is to initialize parameters (Figure 3–5). The function name is **LowLatRSenc** which stands for "Low-Latency Reed-Solomon Encoder".

	DFT.m × +		
1		function F=IDFT (InputPoly, p, a, q)	
2		%InputPoly refers to the input polynomial	
3		%p refers to the speed-up coefficient	
4		%a refers to the primitive element of GF(2^GFPower)	
5		-%q refers to the p-th root of unity	
6	-	[~,m]=size(InputPoly);%to find out the length of input polynomial	
7	-	F=a.*zeros(p,m);	
8	-	for i=1:p	
9	-	for j=1:p	
10	-	$F(i,:)=F(i,:)+q^{(-(i-1)*(j-1))}$ InputPoly $(j,:)$;	
11	-	- end	
12	-	- end	
13	-	- end	

Figure 3–4: MATLAB codes of IDFT function.

There are three inputs in which "msg" refers to user-defined message-words in the form of an integer vector, "n" represents user-defined code-word length and "p" is the user-defined speed-up coefficient. As we can see from Figure 3–5, all needed parameters can be calculated from the three inputs. Due to internal setting of MATLAB, it cannot interpret integers as elements of Galois field. Therefore, input message-words needs to be converted from integer type to Galois field type using command "msgGF=gf(msg,GFPower)", while they still have the same numerical values after conversion. "GFPower" means the Galois field used is $GF(2^{GFPower})$.

5	LowLatRSenc.m 💥 🕂		
1		<pre>function c=LowLatRSenc(msg,n,p)</pre>	
2	-	[~,k]=size(msg);	
3	-	r=(n-k);	
4	-	<code>GFPower=log2(n+1); %</code> the degree of <code>Galois field (GF 2^m)</code>	
5	-	m=n/p;	
6	-	t=k/p:	
7	-	L=r/p;	
8			
9	-	a=gf(2,GFPower);% to produce the primitive element of GF(2^GFPower)	
10	-	q=a^m;%to produce the p-th root of unity.	
11	-	<pre>msgGF=gf(msg,GFPower); %to convert msg-words from integer type to GF type</pre>	

Figure 3–5: MATLAB codes of low-latency RS encoder: Part 1.

The second part is to produce the set of generator polynomials (Figure 3–6). The result acquired in this step is a matrix "g", and each row represents

a generator polynomial. Its first row refers to the generator polynomial g_0 ; its second row refers to g_1 and so on and so forth. Each row is initialized as 1 at first, and then a loop makes each row multiply with $(x - \alpha^i)$, where α^i are the roots of each generator polynomial. Based on the method stated in Step 1 of Section 3.2.1, *i* is set dependent on the loop counter, row number, and the speed-up coefficient *p*.

LowLatRSenc.m × +		
13		
14		%to produce p generator polynomials
15		%in this case, the sizes of all p polynomials are L+1
16	-	g=a*zeros(p,L+1);
17	-	g(:,end)=1; %initialize each row to 1, so it can work with muliplication loop
18	-	for i=1:p
19	-	for j=1:L
20	-	$int1=conv(g(i,:), [1 a^(p*(j-1)+(i-1))]);$
21		% conv(x,y) refers to the muliplication of 2 polynomials.
22	-	g(i,:)=int1(end-L:end);
23		% to eliminate unwanted "0" terms due to muliplication of 2 polynomials
24	-	- end
25	-	- end
26		

Figure 3–6: MATLAB codes of low-latency RS encoder: Part 2.

Part 3 shown in Figure 3–7 is to split message-words to p components following the way stated in Step 2 of Section 3.2.1. The only inconsistence is that the index of a matrix in MATLAB starts with (1, 1) instead of (0, 0).



Figure 3–7: MATLAB codes of low-latency RS encoder: Part 3.

Part 4 shown in Figure 3–8 is to generate the Fourier transform of messagewords using the DFT function stated at the beginning of Section 3.3.

Part 5 shown in Figure 3–9 is to generate the set of parity bits following the method stated in Step 4 of Section 3.2.1. Specifically, x^{l} is first produces



Figure 3–8: MATLAB codes of low-latency RS encoder: Part 4.

by a multiplication loop. Then with command "conv", each of p components resulted from DFT is shifted by x^l . Afterward, f_i are calculated from modulo arithmetic and finally, the parity bits are computed by IDFT function stated at the beginning of Section 3.3.



Figure 3–9: MATLAB codes of low-latency RS encoder: Part 5.

Part 6 shown in Figure 3–10 is to generate the final code-words by putting message-words and parity bits together following the way stated in Step 5 of Section 3.2.1.

The functionality of this encoder has been tested, and it worked properly. Figure 3–11 shows the code-words generated by this encoder in MATLAB with the initial conditions stated in Example 12. As we can see, the result is consistent with Example 16.

69	-	c=a*zeros(1,n);
70	-	for i=1:p
71	-	for j=1:t
72	-	c(i+p*(j-1))=msgPoly(end-(i-1), j);
73	-	- end
74	-	- end
75		%we cannot simply use $c(1:k)$ =msg becuase type of msg is integer while c is over GF.
76		
77	-	for i=1:p
78	-	for j=1:L
79	-	c(k+i+p*(j-1))=h(end-(i-1), end-L+j);
80		%the size of h is [p, size of f row vector] due to "deconv" function. However, there are
81		%many zeros ahead in each row vector of h. only the last L elements of each row are the
82		%meaningful elements.
83	-	- end
84	-	- end;
85	-	$\texttt{c_double=double(c.x); \ \%convert \ the \ code-words \ from \ type \ gf \ to \ type \ double}}$
86	-	- end
87		

Figure 3–10: MATLAB codes of low-latency RS encoder: Part 6.

```
Workspace
                                                               Command Window
                                                                                                                          \odot
   >> msg=[11 3 2 5 6 4 10 12 8];
   >> n=15;
   >> p=3;
   >> code_words=LowLatRSenc(msg, n, p)
   code_words = GF(2<sup>4</sup>) array. Primitive polynomial = D<sup>4+D+1</sup> (19 decimal)
   Array elements =
     Columns 1 through 9
              11
                            3
                                          2
                                                       5
                                                                                             10
                                                                                                          12
                                                                                                                         8
                                                                    6
                                                                                 4
     Columns 10 through 15
              12
                            0
                                        15
                                                       0
                                                                    2
                                                                                 2
f_x \gg
```

Figure 3–11: Output of low-latency RS encoder in MATLAB with circumstances in Example 12.

3.3.2 Implementation of the Decoder in MATLAB

The implementation of a decoder is much more complicated than that of a encoder. The decoder structure follows the one shown in Figure 3–2. The low-latency decoder consists five component MATLAB function files: 1) *LowLatRSsyn* for syndrome calculation, 2) *LowLatRSbm* for key equation solver using Berlekamp-Massey algorithm, 3) *LowLatRSchien* for error location computation by modified Chien search, 4) *LowLatRSerrValue* for error value calculation and finally, 5) **LowLatRSdec** as the top file for putting components together and producing correction-words. In the following paragraphs, each file is explained in details, and more comments can be found in the screenshots of their MATLAB codes.

LowLatRSsyn. Figure 3–12 shows the MATLAB codes for syndrome calculation, which essentially combines Step 1, 2 and 3 of Section 3.2.2. The input is the received-words denoted as y, the message-word length denoted as k, and the speed-up coefficient p. The output is a vector that contains all computed syndromes $(s_0, s_1, \dots, s_{(n-k-1)})$. The whole process starts with calculating all needed parameters based on the three inputs. Then, the received-words are divided into p components followed by a discrete Fourier transform that produces a matrix F. Each row of F refers to a polynomial F_i where $i = 0, 1, \dots, p-1$. Afterward, we set up the roots which are then substituted into F_i to calculate syndromes. Command "polyval(x,y)" is a function to evaluate polynomials x by substituting y. Recall that the exponential order of roots decides in which polynomial the particular root is substituted. Specifically, α^i is substituted into $F_{i \mod p}$ where $i = 0, 1, \dots, p-1$. However, since the index of a vector in MATLAB must start with 1, we have to change i to (i - 1) in the codes and then plus 1 after modulo function "mod".

LowLatRSbm. LowLatRSbm is designed as a component to compute error-locator polynomial and error-evaluator polynomial by utilizing the BM algorithm. The MATLAB codes are shown in Figure 3–13. This process exactly follows Step 4 in Section 3.2.2. For this function, there are two inputs: syndrome vector denoted as "syndrome" which includes all syndromes $(s_0, s_1, \dots, s_{(n-k-1)})$ and "GFPower" which defines Galois field $GF(2^{GFPower})$. There are two outputs: an error-locator polynomial denoted as "errorLoc" and an error-evaluator polynomial denoted as "errorEva". As Figure ?? shows, the

	Lo	wLatRSsyn.m 🕺 🕇
1		function syndrome=LowLatRSsyn(y, p, CorrectCapbility)
2	-	[~,n]=size(y); %to get the code-word length n
3	-	GFPower=log2(n+1); % GF(2 ^G FPower)
4	-	m=n/p; %to get the length of each of p components of received-words
5	-	a=gf(2,GFPower); %to get the primitive element of GF(2^GFPower)
6	-	q=a^m; %to get the p-th root of unity.
7		
8	-	L=a.*zeros(p,m);
9		%to seperate the received-words into p components and each row is one componet
10	-	for i=1:p
11	-	for j=1:m
12	-	L(i, j)=y(p*j-i+1);
13		%Watch out the index here. y(1) is y_(n-1) which is the coefficient of $\hat{x}(n-1)$,
14		%that is, the highest order coefficient in the received-words polynomial.
15	-	- end
16	-	- end
17		
18	-	F=DFT(L,p,a,q); %Fourier transform of the received-words
19		
20	-	<pre>root_exp=zeros(1, 2*CorrectCapbility);</pre>
21	-	for i=1: (2*CorrectCapbility)
22	-	<pre>root_exp(i)=i-1;</pre>
23		%root_exp is the exponential order of the root, from 0 to (2*CorrectCapbility-1)
24	-	- end
25	-	root=a.^root_exp;
26		%root is the actual root to produce the syndromes, from a^0 to a^(2*CorrectCapbility-1)
27		
28	-	<pre>syndrome=a*zeros(1,2*CorrectCapbility);</pre>
29	-	for i=1: (2*CorrectCapbility)
30	-	syndrome(i) = polyval(F((rem((i-1), p)+1), :), root(i));
31		<pre>%syndrome is a row vector containing all 2t syndromes(s_0, s_1,, s(2*CorrectCapbility-1))</pre>
32	-	- end
33	-	L end

Figure 3–12: MATLAB codes of syndrome calculation in low-latency RS decoder.

process starts with calculating all important parameters based on the two inputs and initializing all matrices and vectors just following the BM algorithm, illustrated previously. Afterwards, a loop (Figure 3–13) runs (n - k) iterations, which is to calculate discrepancy "delta" and update the error-locator polynomial "sigma", the error-evaluator polynomial "errEva" and all other supporting variables and polynomials.

LowLatRSchien. Figure 3–14 shows the MATLAB codes for the modified Chien search function. Its purpose is to find out the number of errors denoted as "errNum" and their locations denoted as "errLocation". It should
```
∫ LowLatRSbm.m × +
      - function [errorLoc, errorEva]=LowLatRSbm(syndrome, GFPower)
1
2 -
        a=gf(2,GFPower);%define the primitive element of the gf.
3 -
        x=gf([1 0],GFPower);%define "x", which is frequently used in the expressions later.
4 -
        [~,r]=size(syndrome):%the length of syndrome vector "r"=(n-k)=2* error-correction capability
5
        %sigma is the set of error locator polynomial at different iterations
6 -
       sigma=a*zeros(r+1, (r/2+1)); %each row refers to sigma at a specific iteration
7 -
        sigma(1, end) = a 0: % with the first row refer the sigma at initialzation
8 -
        B=a*zeros(r+1, (r/2+1));%B is the set of supporting polynomial for error locator
9 -
        B(1, end) = a^0;
10
        %errEva is the set of error evaluator polynomial at different iterations
11 -
        errEva=a*zeros(r+1, (r/2));
12 -
        A=a*zeros(r+1, (r/2)); %A is the set of supporting polynomial for error evaluator
13
        %note that the lengths of errEva and A polynomial are both one term less than sigma and B
        L=zeros(1, r+1);
14 -
15 -
        delta=a*zeros(1,r+1);
16
        Sinitialize the parameters L and delta, note that delta(1) is actually not
17
        %used. Defining delta in this way is to make the later computations simpler
18
19 -
      ifor i=2:r+1 %starting from 2 not 1 because 1 is actual iteration 0 (initialization) in the original algorithm.
20 -
            k=i-1; %I still make k 1 less than i for the index consistance so that the codes
21
                    %can be confined to the original algorithm in the paper as much as possible.
22 -
            for j=0:L(k)
23 -
                delta(i)=delta(i)+sigma(k, end-j)*syndrome(k-j);
24 -
            end
25 -
            int1=conv((delta(i)*B(k,:)),x);
26 -
            sigma(i, :)=sigma(k, :)+int1(end-(r/2+1)+1:end);
        % Compared with B, the size of "int1" is increased, due to the nature of "conv" function,
27
28
        %but addition needs two vectors with same length. so I define and manipulate this intermedia
29 -
            if i==2
30 -
                errEva(i, end)=delta(i);
31
        because in the original algorithm, the initial value of A(x) is x^(-1). It's impossible to represent with GF polynomial
32 -
            else
33 -
                int2=conv(delta(i)*A(k,:),x);
34 -
                errEva(i,:)=errEva(k,:)+int2(end-r/2+1:end);
35 -
            end
36 -
            if delta(i)==0 || 2*L(k)>(k-1)
37
        %Recall that we started iteration at i=2, but at each iteration still k=i-1, we use (k-1) instead of k because
38
        %the "k" here represents a value not index.that's why we need to keep it as same as stated in the original method.
39 -
                int3=conv(x, B(k, :)):
40 -
                B(i,:)=int3(end-(r/2+1)+1:end);
41 -
                if i==2
42 -
                    A(i, end)=a^0;
43 -
                else
44 -
                    int4=conv(x, A(k, :)):
45 -
                    A(i,:)=int4(end-r/2+1:end);
46 -
                end
47 -
                L(i)=L(k);
48 -
            else
49 -
                B(i,:)=conv(delta(i)^(-1), sigma(k,:));
50 -
                A(i,:)=conv(delta(i)^(-1), errEva(k,:));
51 -
                L(i)=i-1-L(k):
        %Recall that we started iteration at i=2 we use (i-1) instead i because here i represents a value
52
53
        "Snot index, that's why we need to keep it as same as stated in the original method.
54 -
            end
55 -
        end
56 -
        errorLoc=sigma(end,:);
57 -
        errorEva=errEva(end,:);
58 -
```

Figure 3–13: MATLAB codes of key equation solver in low-latency RS decoder.

be clarified that the computed locations are the index of error terms in the received-words. For instance, "errLocation" = [2, 7] means r_2 and r_7 in the

received-words r are the terms with error. This function requires four inputs: the error-locator polynomial denoted as "sigma", "GFPower" which defines Galois field $GF(2^{GFPower})$, the speed-up coefficient denoted as p and the code-word length denoted as n. This process follows Step 5 in Section 3.2.2. It starts with calculating all needed parameters based on the four inputs. Then there is a loop runs for m = n/p iterations as we need to check m roots. In each iteration, p values are generated because the error-locator polynomial is split into p components and a root is substituted into all the components at each iteration.

	Low	LatRSchien.m 💥 🕂
1	E	function [errLocation, errNum]=LowLatRSchien(sigma, GFPower, p, n)
2 -		[~,v]=size(sigma):%v is the degree of error locator polynomial.
3 -		m=n/p: %m is the length of each code-word component.
4 -		a=af(2, GPPower): %define the primitive element of the GF(2 GPPower).
5 -		a m Sdefine the p-th root of unity.
6 -		b=a#zeros(m.p):
7		S m iterations => m rows. error-locator polynomial is divided into p components, so at each iteration p values generated.
8 -		w=a*zeros(m.p):
9		
10 -	E	for i=0: (m-1) % m iterations
11 -	E	for j=0: (p-1)
12		% p polynomial-evaluation values generated at each iteration because error-location polynomial is divided into p components.
13 -	- D	for $k=0:fix((v-1)/p)$ this loop is include all terms of each component when do the evaluation.
14		fix((v-1)/p) is to get the integer part of the division.
15		wwhich is to find the minimum number of terms a compoent could receive from error-locator polynomial
16 -		if $(k*p+i) \leq (v-1)$ % to ensure the index not over limit
17 -		$b(i+1, j+1)=b(i+1, j+1)+sigma(end-(k*p+j))*a^{(-i*(k*p+j))}$
18		b(i+1, j+1) refers to the evaluation result of $(j+1)$ component at $(i+1)$ -th iteration.
19		$sigma(end-k*p+j)$ refers to the coefficient associated with $x^{(k*p+j)}$
20 -		end
21 -		- end
22 -		- end
23		% for each iteration, we have to finish polynomial evaluation for all p components before we calculate w, which is a IDFT.
24 -		w(i+1,:)=(IDFT(b(i+1,:)', p, a, q))':
25		% the first "'" is because the inputs to the IDFT should be the p values in a column vector. The second "'" is because the
26		%outputs from IDFT should be stored in w as a row vector, as each row refers to a set of results at one iteration.
27 -		- end
28		
29		%calculate w for all iterations first, then find out if there is any 0
30 -		[row, col]=find(w==0);
31		% compute the error locations with row number and column number of each 0 term
32 -		errLocation=(p*(row-1)+(col-1))';
33		\$computed errLocation is the index of term with error, eg. errorlocation(i)=7 means y_7 is
34		%an error location and y_7 is the coefficient associated with x^7 .
35		\$"'" here is to convert a column vector into a row vector to simplify the rest processes of decoder.
36		
37 -		[[°] , errNum]=size(errLocation);
38		%errNum is the number of errors found
39 -		- end
40		

Figure 3–14: MATLAB codes of Chien search in low-latency RS decoder.

LowLatRSerrValue. Figure 3–15 shows the MATLAB codes for error evaluation function. The outputs of this function are error values on the corresponding error locations that computed in the modified Chien search. There are seven inputs required: the error-locator polynomial denoted as "sigma", the error-evaluator polynomial denoted as "errEva", the error locations denoted as "errorlocation", the number of errors denoted as "errNum", "GFPower" that defines $GF(2^{GFPower})$, the speeding-up coefficient denoted as "p", and the component length of code-words denoted as "m". The process follows Step 6 in Section 3.2.2. As usual, it starts with computing all the necessary parameters. Then it defines the σ_o polynomial which is equal to $(x \cdot \sigma'(x))$ by just assigning the odd-degree terms of σ to σ_o . Afterwards, we need to find the values of $\alpha_{errorlocation}$ over " $GF(2^{GFPower})$ " based on the formula $\alpha_i = \rho^{(i \mod p)} \alpha^{[i/p]}$. Finally, we substitute these values and use command "polyval" to evaluate the polynomials and obtain the error values.

Ī	L	LowLatRSerrValue.m 🗶 🛨
1		🖂 function errVal=LowLatRSerrValue(sigma, errEva, errorlocation, errNum, GFPower, p, m)
2	-	a=gf(2,GFPower); %find the primitive element of the gf.
3	-	q=a^m; %to get the p-th root of unity.
4	-	oddNum=fix((errNum+1)/2); %to find how many odd-degree terms there are in sigma(x).
5		
6	-	<pre>sigma_o=a*zeros(1, (errNum+1)); %sigma_o= x * sigma'(x)</pre>
7	-	for i=0: (oddNum-1)
8	-	$sigma_0(end-2*i-1)=sigma(end-2*i-1);$
9		%assign the odd-degree term value of u to sigma_o. remain other terms of sigma_o to 0.
10	-	- end
11		
12	-	errLoc=a*zeros(1, errNum);
13	-	for i=1: (errNum)
14	-	$errLoc(i)=q^{(rem(errorlocation(i), p))*a^{(fix(errorlocation(i)/p))};$
15		%find out the corresponding elements of GF respective to
16		$a_{i=q}(i \mod p) \approx (fix(i/p))$
17	-	- end
18		
19	-	errVal=a*zeros(1,errNum);
20	-	for j=1: (errNum)
21	-	errVal(j)=polyval(errEva,(errLoc(j)^(-1)))/polyval(sigma_o,(errLoc(j)^(-1)));
22		<pre>%this is to implement the expression e=v((a_errorlocation)^(-1))/u0((a_errorlocation)^(-1)),</pre>
23	-	– end
24		
25	-	L end
26		

Figure 3–15: MATLAB codes of error evaluation in low-latency RS decoder.

LowLatRSdec. Figure 3–16 shows the MATLAB codes for the top file which connects all functions together and generates the final correction-words. The low-latency decoder requires three inputs: the received-words denoted as "r", the message-word length denoted as "k" and the speed-up coefficient denoted as "p". First, the syndrome calculation function processes the receivedwords to generate (n - k) syndromes. Then the BM algorithm function produces an error-locator polynomial and an error-evaluator polynomial based on the syndromes. With this information, the modified Chien search function finds out the error positions and the number of errors and passes them to the error evaluation function, in which error values at corresponding locations are computed. In the end, correction-words are output with all errors corrected. More details and explanation are shown in the figures.

```
LowLatRSdec.m × +
      [function [correction_word_double, errNum]=LowLatRSdec(r, k, p)
1
2 -
         [~, n]=size(r);
3
        % t is the error correction capability
 4 -
        GFPower=log2(n+1):
 5 -
        m=n/p:
 6
 7 -
        syndrome=LowLatRSsyn(r,k,p); %to calculate syndromes, output a vector [s_0, s_1, ... s_(n-k-1)]
 8 -
         [errorLoc, errorEva]=LowLatRSbm(syndrome, GFPower);%to generate error-locator polynomial and error-evaluator polynomial
9 -
         [errLocation, errNum]=LowLatRSchien(errorLoc, GFPower, p, n) :%to compute error locations and the number of errors.
10 -
        errValue=LowLatRSerrValue(errorLoc, errorEva, errLocation, errNum, GFPower, p, m);
11
        %to compute the error values on corresponding error positions
12
13 -
        corrected=gf(r, GFPower); %first copy the received-words, but have to convert them to GF elements for later correction.
14 -
      for i=1:errNum
            %correct the terms with error in received-words by adding (=minusing in GF(2^GFPower)) the error values
15
16 -
            corrected(end-errLocation(i))=corrected(end-errLocation(i))+errValue(i)
17
            %errLocation is the index.
            %e.g. errorlocation(i)=7 means r_7 which associates with x^7 is a term with error.
18
19
            %while for vectors in MATLAB the highest-order coefficient has the lowest index. e.g 2x^3+9x^2+10 => [2 9 0 10]
20
            %So I used "end-errLocation(i)" here.
21 -
        end
22 -
        correction_word_double=double(corrected.x): %convert the correction-words from type gf to type double
23 -
        end
24
```

Figure 3–16: MATLAB codes of top file in low-latency RS decoder.

The functionality of this decoder has been tested and approved. Figure 3–17 shows the generated correction-words under the circumstance stated in Example 17. Compared with Example 22, the results are consistent.

Command Window Workspace >> r=[6 3 2 5 6 4 10 11 8 12 0 15 6 2 2]; >> k=9; >> p=3; >> correction_words=LowLatRSdec(r,k,p) correction_words = $GF(2^{4})$ array. Primitive polynomial = $D^{4}+D+1$ (19 decimal) Array elements = Columns 1 through 7 3 2 11 5 6 4 10 Columns 8 through 14 12 8 12 0 15 0 2 Column 15 2 fx >>

Figure 3–17: Output of low-latency RS decoder in MATLAB with circumstances in Example 17.

3.3.3 BER Performance

BER is one of the most significant criteria to measure the performance of ECC. With millions of applications, RS codes have proved its ability in BER improvement. As BER performance depends on many conditions such as the normalized signal-to-noise ratio E_b/N_o , channel characteristics, modulation type and so on, it is difficult to make an absolute comparison. Moreover, running BER test-bench in MATLAB is very time consuming due to the requirement of a substantial number of transmissions and only extremely stable testing environment could succeed. Therefore, the purpose of this test is to roughly verify the BER performance and functionality of low-latency RS codes. This test is conducted with Communication System Toolbox in MAT-LAB, which considerably simplified MATLAB coding. We can simply insert any functions and communication components by writing one or two lines of commands.

Figure 3–18 shows the structure of testbench and Figure 3–19 shows the MATLAB codes. There are two parts: configuration and the testbench. The process starts with generating random message-words with length k = 225, then the low latency RS encoder encodes the message-words and passes the code-words with length N = 255 to the modulator for PAM-4 modulation. The data are then transmitted through an additive-white-Gaussian-noise (AWGN) channel. At the receiver end, the data are first demodulated and then passed the received-words to low latency RS decoder where the correction-words are produced. Then an analyzer makes a comparison between the original message-words and the message part of the correction-words from the decoder. Figure 3–20 shows the results generated from this testbench, and it suggests that the channel BER is $5.3877 \cdot 10^{-4}$, the coded BER is 0, the number of RS decoding error is 0 and the total number of bit transmission is 500000400. Channel BER is referred as the bit error rate due to channel transmissions. Coded BER is referred as the bit error rate after the low-latency RS decoding process. Decoding errors are referred as the data errors still existed after decoding process. It should be clarified that the coded BER being 0 only suggests there is no RS decoding error, during this particular number of transmissions. When the transmission number becomes large enough, then there would be errors after decoding, and the coded BER would not be 0. Therefore, we cannot assert that BER for low latency RS codes is 0. Instead, we can safely say that BER for low latency RS codes is smaller than 10^{-8} under this circumstance.



Figure 3–18: Structure of the communication test-bench in MATLAB.

	Low	LatRS_BERtest.m × +
1		%%beginning of configuration
2		%set a single uncoded Eb/No value, and set the simulation stop criteria.
3	_	if ~exist('initFlagRSDemo', 'var') initFlagRSDemo
4	_	EbNoUncoded = 10: % dB
5		% Set the simulation ston criteria
6	_	targetBrace = 500
7		targethiors - 500,
	-	maxwumiransmissions = 9eo;
8	-	end
9		%% Rectangular 4-PAM Modulation
10		% Create a rectangular 4-PAM modulator System object. Set the SymbolMapping to 'Gray' for Gray
11		% coding and set the BitInput property to true to specify that the modulator's input is binary bits.
12	-	M = 4; % Modulation order
13	-	hMod = comm.PAMModulator(M, 'SymbolMapping', 'Gray',
14		'BitInput', true);
15		% Create a rectangular 64-QAM demodulator System object with same settings
16	_	hDemod = comm.PAMDemodulator(M, 'SymbolMapping', 'Gray',
17		'BitOutput', true):
18		\$\$ AWGN Channel
19		" Create an additive white Gaussian noise (AWCN) channel System object. Set the NoiseMethod property
20		to 'Simal to point and the second state investor investor to be and the point of the network of the point of the second state
20		who define to holds have to specify the holds level using the energy per off to holds power
21		spectral density ratio (b)/NO/ in db.
22	-	<pre>Runam = comm.AwGwCnannei(Noisemethod , Signal to noise ratio (BD/No));</pre>
23		% We assume no upsampling so the number of samples per symbol is 1. The signal power for 4-PAM is 4
24		% Watts, so we set the SignalPower property of the channel to this value.
25	-	hChan.SamplesPerSymbol = 1;
26	-	hChan.SignalPower = 4;
27		% The number of bits per symbol is equal to log2(M). We need to set the BitsPerSymbol property of the AWGN
28		% channel System object so that it knows how to distribute noise evenly across the symbol samples.
29	-	hChan.BitsPerSymbol = log2(M);
30		%% Brror rate measurement
31		% Create two error rate measurement System objects, one to measure the channel bit error rate (BER), and
32		% the other to measure the coded BER. Since the inputs and outputs of the modulator and demodulator are integer
33		% symbols, and we want to measure bit error rates, we also need to create integer to bit converters.
34	_	ChanBERCalc = comm ErrorRate: % Error rate measurement System object for channel RER
25	_	RedealDereals = commutation are a first and measurement System object for channel DER
35	_	Noted and we have a set of the se
30	-	Introduction - communicegeriobic() bits refiniteger, 6), whiteger - Joit converter
37	-	hintiosit2 = comm.integeriosit(bitsreinteger, 8);
38	-	hbitToInt = comm.BitToInteger(BitSPerInteger, 8);%bit>integer converter
39		%%end of configuration
40		%%beginning of test-bench
41	-	N=255; %set code-word length
42	-	K=225; %set message-word length
43	-	p=3; %set the speed-up coefficient
44	-	EbNoCoded=EbNoUncoded+10*log10(K/N); %compute coded E_b/N_o (SNR per bit)
45	-	hChan.EbNo=EbNoCoded;%set channel E_b/N_o to the coded E_b/N_o
46	-	chanErrorStats=zeros(3,1); %initialize a vector for holding channel error analyzer results
47	-	codedErrorStats=zeros(3,1);%initialize a vector for holding coding error analyzer results
48	- [while (codedErrorStats(2) <targeterrors)&&(codederrorstats(3)<maxnumtransmissions)< td=""></targeterrors)&&(codederrorstats(3)<maxnumtransmissions)<>
49		%set up a loop that breaks only when the number of error exceeds 500 or
50		"when number of bit transcations of message-word exceed 5*10°8.
51	_	data=randi([0 N],K.1): % randomly generate a column vector as message-words
52	_	enclata inteloui atRSenc(data' N n)
52		Sconvert the column vector to a row vector and encode the mercage-words. Note that that it's a very vector
55		applate (applate int) 's a new vector and encour inte message words. Note that it's a new vector.
54	-	enubala (enubala_inte), sconvert the fow vector into column vector
22	-	encyatable-step (nintiobit), encyata); woonvert encyata irom integer to bit
56	-	mocurata=step(nMod, encUataBit) % conduct a 4-YAM modulation to the code-words.
57	-	chanUutput=step(hChan, modData);%mimic that the data pass through a channel
58	-	demodUataBit=step(hDemod, chanOutput);%demodulate the data, generate a column vector
59	-	demodData=step(hBitToInt,demodDataBit):%convert the demodulated data from bits to integer
60	-	LestData_int,errs]=LowLatRSdec(demodData',K,p);%convert the demodulated data into row vector and decode the data
61	-	estData_int2=estData_int(1:K);%we only want the message-word part for later comparison. Recall k=225
62	-	estData=(estData_int2)':%convert the data from row vector to a column vector.
63		%analyze the results
64	-	chanErrorStats(:,1)=step(hChanEERCalc,encDataEit,demodDataBit);
65	-	codedErrorStats(:,1)=step(hCodedBERCalc,step(hIntToBit2,data),step(hIntToBit2,estData));
66	-	end
67	_	chanelBitErrorRate=chanErrorStats(1)
68	_	codedBitErrorRate_codedErrorStats(1)
69	_	RS Errors-codedErrorStats(2)
70		tata Number of First Transact in meroded Byror State (2)
10	-	contrained of Differential and the Difference of Differenc

Figure 3–19: MATLAB codes of the BER performance test-bench.

```
Workspace Command Window
>> LowLatRS_BERtest
chanelBitErrorRate =
    5.3877e-04
codedBitErrorRate =
    0
RS_Errors =
    0
totalNumberofBitTransactions =
    500000400
fx >> |
```

Figure 3–20: Results from the communication test-bench for BER performance.

3.4 Solutions to Arbitrary k and r

The low-latency RS coding algorithm needs to be modified when at least one of k and r is not divisible by p. In [17], Dr. Shokrollahi has provided the related information. This section sums up the solutions for different cases.

3.4.1 $k \neq 0 \mod p, r = 0 \mod p$

In this case, conceptual zeros can be added to the message-words to enforce k divisible by p. Specifically, let $k = c \mod p$, and the message-words are $[d_{k-1}, d_{k-2}, \dots, d_0]$. Then (p-c) conceptual zeros are added to the end of message-words to generate $[0_{p-c-1}, \dots, 0_1, 0_0, d_{k-1}, d_{k-2}, \dots, d_0]$. With this adjusted message-words, we can simply encode them as before. Certainly, the conceptual zeros added are not transmitted after encoding process. As for decoding, conceptual zeros are added to the end of received-words again and followed with old decoding process illustrated in Section 3.2.2.

3.4.2 $r \neq 0 \mod p$

When $r \neq 0 \mod p$, the situation becomes more complicated. Let $k = c \mod p$ and $r = d \mod p$. First fix k by adding conceptual zeros if $k \neq 0 \mod p$. Then produce the generator polynomial $g_i \equiv \prod_{j\equiv i \mod p}^{0\leq j\leq r+p-d}(x-\alpha^j)$. Afterwards, calculate (r+p-d) parity bits in the same way as before and drop the lowest coefficients of the resulting polynomials $h_0, h_1, \cdots, h_{p-d-1}$, that is, the last (p-d) terms of the code-words. Specifically, n = k+r+2p-c-d and the generated code-words are $[0_0, 0_1, \cdots, 0_{p-c-1}, c_{n-p-c-1}, c_{n-p-c-2}, \cdots, c_{p-d-1}, c_{p-d-2}, \cdots, c_0]$. While only $[c_{n-p-c-1}, c_{n-p-c-2}, \cdots, c_{p-d}]$ are transmitted.

As for the receiver side, denote the received-words as $[y_{n-p-c-1}, y_{n-p-c-2}, \cdots, y_{p-d}]$. Define $z = [z_{n-1}, z_{n-2}, \cdots, z_0]$ and set $z_i = (\prod_{j=0}^{p-d-1} (\alpha_i - \rho^j) \cdot y_i)$ for $i = (p - d, p - d + 1, \cdots, n - p + c - 1)$ and $z_i = 0$ for others. Then take z as the "received-words" and follow the old decoding algorithm as before until reaching the error evaluation part. Recall the key equation $\gamma(x) = \sigma(x) \cdot s(x) \mod x^{n-k}$ discussed in Chapter 2, where $\gamma(x)$ is the error-evaluator polynomial, $\sigma(x)$ is the error-locator polynomial and s(x) is the syndrome polynomial. Since the syndromes are aquired from z instead of y. Then the error evaluation formula should be modified correspondingly as $e_j = (\prod_{i=0}^{p-d-1} (\alpha_j - \rho^i)) \cdot \frac{\gamma(x)}{\sigma_o(x)} \Big|_{x=(\alpha_j)^{-1}}$. Certainly, we will ignore any errors with locations $j = (0, 1, \cdots, p - d - 1)$ and $j = (n - p - c, \cdots, n - 1)$.

CHAPTER 4 VHDL Implementation of Low-Latency RS(255,225)

4.1 VHDL Implementation of Galois Field Arithmetics

Galois field arithmetics are the basis for RS coding algorithms. As hardware has no awareness of any field elements, their arithmetics have to be defined with binary bits. Specific to RS(255, 225), $GF(2^8)$ is assumed to be used. As it is a field of characteristic 2, subtraction is exactly equivalent to addition. Moreover, since division can always be taken as multiplication by a reciprocal, therefore only addition, multiplication and inversion needs to be implemented.

4.1.1 VHDL Implementation of a Galois Field Adder

Addition is the simplest arithmetic over Galois field to implement. Recall the polynomial representations of Galois field elements introduced in Chapter 2. Let $\mathbf{a}, \mathbf{b}, \mathbf{c}$ be three elements of $GF(2^8)$ and there is a relationship that $\mathbf{c} = \mathbf{a} + \mathbf{b}$. Assume their polynomial representations are

$$\mathbf{a} = a_7 \cdot \alpha^7 + a_6 \cdot \alpha^6 + a_5 \cdot \alpha^5 + a_4 \cdot \alpha^4 + a_3 \cdot \alpha^3 + a_2 \cdot \alpha^2 + a_1 \cdot \alpha^1 + a_0 \cdot \alpha^0$$
$$\mathbf{b} = b_7 \cdot \alpha^7 + b_6 \cdot \alpha^6 + b_5 \cdot \alpha^5 + b_4 \cdot \alpha^4 + b_3 \cdot \alpha^3 + b_2 \cdot \alpha^2 + b_1 \cdot \alpha^1 + b_0 \cdot \alpha^0$$

where all coefficients a_i , b_i are binary. Therefore,

$$\mathbf{c} = \mathbf{a} + \mathbf{b}$$

= $(a_7 + b_7) \cdot \alpha^7 + (a_6 + b_6) \cdot \alpha^6 + \dots + (a_1 + b_1) \cdot \alpha^1 + (a_0 + b_0) \cdot \alpha^0$
= $c_7 \cdot \alpha^7 + c_6 \cdot \alpha^6 + \dots + c_1 \cdot \alpha^1 + c_0 \cdot \alpha^0$

As $GF(2^8)$ is a field of characteristic 2, so the coefficients $c_i = a_i + b_i$ are also binary and a truth table is obtained as Table 4–1. Obviously, this truth table can be implemented by the logic gate "XOR". Consequently, $c_i = a_i$ XOR b_i for $i = (0, 1, \dots, 7)$ and $\mathbf{c} = \mathbf{a}$ XOR \mathbf{b} . Figure 4–1 shows VHDL codes for an addition function over $GF(2^8)$ and Figure 4–2 shows the corresponding circuit diagram.

a_i	b_i	$c_i = a_i + b_i$
0	0	0
0	1	1
1	0	1
1	1	0

Table 4–1: Addition with characteristic 2.

```
constant GFPower: integer:=8; --Galois Field power. is GF(2^8) here.
subtype Galois Field element is std logic vector((GFPower-1) downto 0);
--addition function for GF(2^8)
function add (b, c: in Galois Field element) return Galois Field element is
variable d: Galois Field element;
begin
d(0):=(b(0) xor c(0));
d(l):=(b(l) xor c(l));
d(2) := (b(2) \text{ xor } c(2));
d(3):=(b(3) xor c(3));
d(4):=(b(4) xor c(4));
d(5):=(b(5) xor c(5));
d(6):=(b(6) xor c(6));
d(7):=(b(7) xor c(7));
return d;
end function add;
```

Figure 4–1: VHDL codes of an addition function over $GF(2^8)$.

4.1.2 VHDL Implementation of a Galois Field Multiplier

Hardware implementation of multiplication over a Galois field is relatively complicated. It starts with conventional multiplication between their polynomial representations and then the product polynomial is modulo the primitive



Figure 4–2: Implementation diagram of an adder over $GF(2^8)$.

irreducible polynomial. Mathematically, $w(\alpha) = u(\alpha) \cdot v(\alpha) \mod P(\alpha)$ where $u(\alpha), v(\alpha) \in GF(2^m)$ are the two operands, $w(\alpha)$ is the product, and $P(\alpha)$ is the primitive polynomial on which $GF(2^m)$ is built (details about primitive polynomials are stated in Chapter 2).

Example 24. It is easy to calculate $\alpha^3 \cdot \alpha^5 = \alpha^8 = \alpha^7 \cdot \alpha^1 = 1 \cdot \alpha^1 = \alpha^1$ over $GF(2^3)$ using the high-level method stated in Chapter 2. Now the task is to calculate the same equation using the method of hardware implementation. Look up into Table 2–3 and find that the polynomial representations for α^3 and α^5 are $\alpha^3 = (1 + \alpha)$ and $\alpha^5 = (1 + \alpha + \alpha^2)$, respectively. The corresponding primitive polynomial is $P(\alpha) = (1 + \alpha + \alpha^3)$. Then the multiplication should be performed as following:

$$\alpha^{3} \cdot \alpha^{5} = (1 + \alpha) \cdot (1 + \alpha + \alpha^{2}) \mod (1 + \alpha + \alpha^{3})$$
$$= 1 + \alpha + \alpha^{2} + \alpha + \alpha^{2} + \alpha^{3} \mod (1 + \alpha + \alpha^{3})$$
$$= 1 + \alpha^{3} \mod (1 + \alpha + \alpha^{3})$$
$$= \alpha$$

Therefore, the results are consistent.

As there is no existing function for polynomial multiplication and modulo in hardware implementation, it is necessary to solve the equation to a general form with only arithmetics between binary coefficients of operands' polynomial representations. To better explain the solving method, $GF(2^4)$ is taken as an example. Let **a**, **b** be two elements of $GF(2^4)$. Table 2–1 shows the corresponding primitive polynomial is $P(\alpha) = \alpha^4 + \alpha + 1$. As any terms of the product of $\mathbf{a} \cdot \mathbf{b}$ with order less than 4 will be unchanged when modulo $P(\alpha)$, then

$$\mathbf{w} = \mathbf{a} \cdot \mathbf{b} \mod P(\alpha)$$

= $(a_3\alpha^3 + \dots + a_0\alpha^0) \cdot (b_3\alpha^3 + \dots + b_0\alpha^0) \mod (\alpha^4 + \alpha + 1)$
= $(w_6\alpha^6 + w_5\alpha^5 + w_4\alpha^4) \mod (\alpha^4 + \alpha + 1) + w_3\alpha^3 + w_2\alpha^2 + w_1\alpha^1 + w_0\alpha^0)$

where $w_i = \sum_{j+k=i}^{0 \le j,k \le 3} a_j b_k$. The multiplication between the coefficients a_j , b_k is implemented by a "AND" gate just like the conventional binary multiplication.

Recall that any element of a Galois field $GF(2^m)$ has a polynomial presentation with order smaller than that of its corresponding primitive polynomial $P(\alpha)$. Therefore, if the $[\alpha^{14}, \alpha^{13}, \dots, \alpha^8]$ in $(w_{14}\alpha^{14} + w_{13}\alpha^{13} + \dots + w_8\alpha^8)$ are converted to their polynomial representations with order smaller than that of $P(\alpha)$, then the modulo arithmetic part in the above equation will be gone. Up to that point, the only task left is to combine like terms. Concretely, by checking Table 2–2, we can find that:

$$\alpha^{4} = \alpha^{1} + \alpha^{0}$$
$$\alpha^{5} = \alpha^{2} + \alpha$$
$$\alpha^{6} = \alpha^{3} + \alpha^{2}$$

The above polynomials are substituted into the equation of \mathbf{w} . After combining like terms and replacing w_i with expressions of a_i and b_i , the result is

$$\mathbf{w} = (w_6\alpha^6 + w_5\alpha^5 + w_4\alpha^4) \mod (\alpha^4 + \alpha + 1) + w_3\alpha^3 + w_2\alpha^2 + w_1\alpha^1 + w_0\alpha^0$$

$$= w_{6}(\alpha^{3} + \alpha^{2}) + w_{5}(\alpha^{2} + \alpha) + w_{4}(\alpha^{1} + \alpha^{0}) + w_{3}\alpha^{3} + w_{2}\alpha^{2} + w_{1}\alpha^{1} + w_{0}\alpha^{0}$$

$$= (w_{6} + w_{3})\alpha^{3} + (w_{6} + w_{5} + w_{2})\alpha^{2} + (w_{5} + w_{4} + w_{1})\alpha^{1} + (w_{4} + w_{0})$$

$$= (a_{3}b_{3} + a_{3}b_{0} + a_{2}b_{1} + a_{1}b_{2} + a_{0}b_{3})\alpha^{3}$$

$$+ (a_{3}b_{3} + a_{3}b_{2} + a_{2}b_{3} + a_{2}b_{0} + a_{1}b_{1} + a_{0}b_{2})\alpha^{2}$$

$$+ (a_{3}b_{2} + a_{2}b_{3} + a_{3}b_{1} + a_{2}b_{2} + a_{1}b_{3} + a_{1}b_{0} + a_{0}b_{1})\alpha^{1}$$

$$+ (a_{3}b_{1} + a_{2}b_{2} + a_{1}b_{3} + a_{0}b_{0})\alpha^{0}$$

As mentioned before, the addition between binary coefficients a_i, b_i is implemented by a "XOR" gate and the multiplication is implemented by an "AND" gate. Therefore, the corresponding VHDL codes for multiplication over $GF(2^4)$ can be programmed as Figure 4–3.

```
constant GFPower: integer:=4;
subtype Galois_Field_element is std_logic_vector((GFPower-1) downto 0);
function mul (b, c: in Galois_Field_element) return Galois_Field_element is variable w: Galois_Field_element;
begin
w(0):=(b(0) and c(0)) xor (b(1) and c(3)) xor(b(2) and c(2)) xor (b(3) and c(1));
w(1):=(b(0) and c(1)) xor (b(1) and c(0)) xor (b(1) and c(3)) xor (b(2) and c(2)) xor
(b(3) and c(1)) xor (b(2) and c(3)) xor (b(3) and c(2));
w(2):=(b(0) and c(2)) xor (b(2) and c(3)) xor (b(2) and c(0)) xor (b(2) and c(3)) xor
(b(3) and c(2)) xor (b(3) and c(3));
w(3):=(b(0) and c(3)) xor (b(1) and c(2)) xor (b(2) and c(1)) xor(b(3) and c(0)) xor(b(3) and c(3));
return w;
end function mul;
```

Figure 4–3: VHDL codes of a multiplication function over $GF(2^4)$.

Specific to $GF(2^8)$ for RS(255, 225), let **a**, **b** be two elements. Table 2–1 shows that for m = 8 the primitive polynomial $P(\alpha) = \alpha^8 + \alpha^4 + \alpha^3 + \alpha^2 + 1$. Then

$$\mathbf{w} = \mathbf{a} \cdot \mathbf{b} \mod P(\alpha)$$

= $(a_7\alpha^7 + \dots + a_0\alpha^0) \cdot (b_7\alpha^7 + \dots + b_0\alpha^0) \mod P(\alpha)$
= $(w_{14}\alpha^{14} + w_{13}\alpha^{13} + \dots + w^8\alpha^8) \mod P(\alpha) + w^7\alpha^7 + w^6\alpha^6 + \dots + w^0\alpha^0$

where $w_i = \sum_{j+k=i}^{0 \le j,k \le 7} a_j b_k$.

As same as the last example, by checking Table 4–2, $[\alpha^{14}, \alpha^{13}, \dots, \alpha^8]$ of $(w_{14}\alpha^{14} + w_{13}\alpha^{13} + \dots + w_8\alpha^8)$ can be converted into their polynomial representations with order smaller than that of $P(\alpha)$, then the modulo arithmetic part in the above equation will be gone. Notice that the full element table for $GF(2^8)$ is not given in this thesis due to its considerably long length. However, it can be accessed easily from the Internet and many books on ECC such as [20]. After conversion, the only task left is to combine like terms. Following the same multiplication process over $GF(2^4)$, the VHDL implementation of the multiplication over $GF(2^8)$ is constructed as shown in Figure 4–4.

Power Representation	Polynomial Representation	4-Tuple Representation
0	0	00000000(=0)
$\alpha^0(=1)$	1	00000001(=1)
α^1	α	00000010(=2)
α^2	α^2	00000100(=4)
α^3	α^3	00001000(=8)
α^4	α^4	00010000(=16)
α^5	α^5	00100000(=32)
α^6	α^6	01000000(=64)
α^7	α^7	10000000(=128)
α^8	$\alpha^4 + \alpha^3 + \alpha^2 + 1$	00011101(=29)
α^9	$\alpha^5 + \alpha^4 + \alpha^3 + \alpha$	00111010(=58)
α^{10}	$\alpha^6 + \alpha^5 + \alpha^4 + \alpha^2$	01110100(=116)
α^{11}	$\alpha^7 + \alpha^6 + \alpha^5 + \alpha^3$	11101000(=232)
α^{12}	$\alpha^7 + \alpha^6 + \alpha^3 + \alpha^2 + 1$	11001101(=205)
α^{13}	$\alpha^7 + \alpha^2 + \alpha + 1$	10000111(=135)
α^{14}	$\alpha^4 + \alpha + 1$	00010011(=19)

Table 4–2: Part of the elements table of $GF(2^8)$ with the primitive polynomial $P(X) = X^8 + X^4 + X^3 + X^2 + 1.$

function mul (b, c: in Galois Field element) return Galois Field element is variable w: Galois Field element; -multiplication function for GF(2^4) begin w(0):=(b(0) and c(0)) xor (b(1) and c(7)) xor (b(2) and c(6)) xor (b(3) and c(5)) xor (b(4) and c(4)) xor (b(5) and c(3)) xor (b(5) and c(7)) xor (b(6) and c(2)) xor (b(6) and c(6)) xor (b(6) and c(7)) xor (b(7) and c(1)) xor (b(7) and c(5)) xor (b(7) and c(6)) xor (b(7) and c(7)); w(1):=(b(0) and c(1)) xor (b(1) and c(0)) xor (b(2) and c(7)) xor (b(3) and c(6)) xor (b(4) and c(5)) xor (b(5) and c(4)) xor (b(6) and c(3)) xor (b(6) and c(7)) xor (b(7) and c(2)) xor (b(7) and c(6)) xor (b(7) and c(7)); w(2):=(b(0) and c(2)) xor (b(1) and c(1)) xor (b(1) and c(7)) xor (b(2) and c(0)) xor (b(2) and c(6)) xor (b(3) and c(5)) xor (b(3) and c(7)) xor (b(4) and c(4)) xor (b(4) and c(6)) xor (b(5) and c(3)) xor (b(5) and c(5)) xor (b(5) and c(7)) xor (b(6) and c(2)) xor (b(6) and c(4)) xor (b(6) and c(6)) xor (b(6) and c(7)) xor (b(7) and c(1)) xor (b(7) and c(3)) xor (b(7) and c(5)) xor (b(7) and c(6)); $w(3) := (b(0) \text{ and } c(3)) \text{ xor } (b(1) \text{ and } c(2)) \text{ xor } (b(1) \text{ and } c(7)) \text{ xor } (b(2) \text{ and } c(1)) \text{ xor } (b(2) \text{ and } c(6)) \text{ xor } (b(1) \text{ and } c(7)) \text{ xor } (b(1) \text{ xor } (b(1) \text{ and } c(7)) \text{ xor } (b(1) \text{ xo$ (b(2) and c(7)) xor (b(3) and c(0)) xor (b(3) and c(5)) xor (b(3) and c(6)) xor (b(4) and c(4)) xor (b(4) and c(5)) xor (b(4) and c(7)) xor (b(5) and c(3)) xor (b(5) and c(4)) xor (b(5) and c(6)) xor (b(5) and c(7)) xor (b(6) and c(2)) xor (b(6) and c(3)) xor (b(6) and c(5)) xor (b(6) and c(6)) xor (b(7) and c(1)) xor (b(7) and c(2)) xor (b(7) and c(4)) xor (b(7) and c(5)); w(4):=(b(0) and c(4)) xor (b(1) and c(3)) xor (b(1) and c(7)) xor (b(2) and c(2)) xor (b(2) and c(6)) xor (b(2) and c(7)) xor (b(3) and c(1)) xor (b(3) and c(5)) xor (b(3) and c(6)) xor (b(3) and c(7)) xor (b(4) and c(0)) xor (b(4) and c(4)) xor (b(4) and c(5)) xor (b(4) and c(6)) xor (b(5) and c(3)) xor (b(5) and c(4)) xor (b(5) and c(5)) xor (b(6) and c(2)) xor (b(6) and c(3)) xor (b(6) and c(4)) xor (b(7) and c(1)) xor (b(7) and c(2)) xor (b(7) and c(3)) xor (b(7) and c(7)); w(5):=(b(0) and c(5)) xor (b(1) and c(4)) xor (b(2) and c(3)) xor (b(2) and c(7)) xor (b(3) and c(2)) xor (b(3) and c(6)) xor (b(3) and c(7)) xor (b(4) and c(1)) xor (b(4) and c(5)) xor (b(4) and c(6)) xor (b(4) and c(6)) xor (b(4) and c(7)) xor (b(5) and c(0)) xor (b(5) and c(4)) xor (b(5) and c(5)) xor (b(5) and c(6)) xor (b(6) and c(3)) xor (b(6) and c(4)) xor (b(6) and c(5)) xor (b(7) and c(2)) xor (b(7) and c(3)) xor (b(7) and c(4)); w(6):=(b(0) and c(6)) xor (b(1) and c(5)) xor (b(2) and c(4)) xor (b(3) and c(3)) xor (b(3) and c(7)) xor (b(4) and c(2)) xor (b(4) and c(6)) xor (b(4) and c(7)) xor (b(5) and c(1)) xor (b(5) and c(5)) xor (b(5) and c(6)) xor (b(5) and c(7)) xor (b(6) and c(6)) xor (b(6) and c(5)) xor (b(6(b(6) and c(6)) xor (b(7) and c(3)) xor (b(7) and c(4)) xor (b(7) and c(5)); w(7):=(b(0) and c(7)) xor (b(1) and c(6)) xor (b(2) and c(5)) xor (b(3) and c(4)) xor (b(4) and c(3)) xor (b(4) and c(7)) xor (b(5) and c(2)) xor (b(5) and c(6)) xor (b(5) and c(7)) xor (b(6) and c(1)) xor (b(6) and c(5)) xor (b(6) and c(6)) xor (b(6) and c(7)) xor (b(7) and c(0)) xor (b(7) and c(4)) xor (b(7) and c(5)) xor (b(7) and c(6)); return w: end function mul;

Figure 4–4: VHDL codes of a multiplication function over $GF(2^8)$.

4.1.3 VHDL Implementation of a Galois Field Inverter

Inversion over a Galois field is significantly difficult to implement on hardware. For fields with small to medium size, it is much simpler and faster to use a look-up table (LUT). Figure 4–5 and 4–6 show the inversion function for $GF(2^8)$.

4.2 Encoder Implementation

Prior to the discussion of the novel low-latency RS encoder, implementation of a conventional RS encoder should be roughly introduced. Recall the algorithm stated in Chapter 2. To a specific encoder, the generator polynomial can be pre-calculated and the only step to implement is $b(X) = (X^{n-k} \cdot m(X))$ mod g(X). This equation can be solved by a linear feedback shift register (LFSR) which is shown in Figure 4–7. The rectangular box b_i represents the

Г										
	190					i	nversion fu	nction over GF	2^8)	
	191	Ξfι	inction	inv(b: in Galo	is Fie	eld element) re	turn Galois	Field element	is variable d: Galois Field element;	
	192	Flbe	egin		-	-				
	193	T	d:="00							
	194		if (b	="00000001"\ th	en des	="00000001".	elsif (b="	10000101"\ the	d:="11001100":	
	195		aleif	(b="00000010")	then	d.="10001110".	aleif	(b="00010111")	then d == "01100110".	
	106		oloif	(b="000000100")	then	d.= 10001110 ,	claif	(b="001011110")	then d.= 01100110 ,	
	190		eisii	(b="00000100")	chen	d:===01000111;	eisii	(b="00101110")	then di="oblightling	
	197		eisii	("0001000")	then	d:="10101101";	eisii	("001111010")	then d:="looioiii";	
	198		elsif	(b="00010000")	then	d:="11011000";	elsif	(b="10111000")	then d:="11000101";	
	199		elsif	(b="00100000")	then	d:="01101100";	elsif	(b="01101101")	then d:="11101100";	
	200	Ξ	elsif	(b="01000000")	then	d:="00110110";	elsif	(b="11011010")	then d:="01110110";	
	201	Ξ	elsif	(b="10000000")	then	d:="00011011";	elsif	(b="10101001")	then d:="00111011";	
	202	Ξ	elsif	(b="00011101")	then	d:="10000011";	elsif	(b="01001111")	then d:="10010011";	
	203	E	elsif	(b="00111010")	then	d:="11001111";	elsif	(b="10011110")	then d:="11000111";	
	204		elsif	(b="01110100")	then	d:="11101001":	elsif	(b="00100001")	then d:="11101101":	
	205		aleif	(b="11101000")	then	d:="11111010";	alaif	(b="01000010")	then d:="11111000";	
	205		elsif.	(b= 11101000)	then	d.= 11111010 ,	elsii	(b= 010000100)	then d.= 11111000 ,	
	206		eisii	("10110011")	then	d:="01111101";	eisii	("00100001"=d)	then d:="Ullilluo";	
	207	E	elsif	(b="100001111")	then	d:="101100000";	elsif	(b="00010101")	then d:="00111110";	
	208		elsif	(b="00010011")	then	d:="01011000";	elsif	(b="00101010")	then d:="00011111";	
	209	Ξ	elsif	(b="00100110")	then	d:="00101100";	elsif	(b="01010100")	then d:="10000001";	
	210	Ξ	elsif	(b="01001100")	then	d:="00010110";	elsif	(b="10101000")	then d:="11001110";	
	211		elsif	(b="10011000")	then	d:="00001011";	elsif	(b="01001101")	then d:="01100111";	
	212		elsif	(b="00101101")	then	d:="10001011":	elsif	(b="10011010")	then d:="10111101":	
	212		olaif	(b-#01011010#)	thon	d.=#11001011#.	olaif	(b-#00101001#)	then d.="11010000";	
	213		erstr	(D-01011010)	chen	u 11001011,	erstr	(D-00101001)	chen d. Tibioboo,	
	214		elsir	("00101101"=d)	tnen	a:="11101011";	elsii	("01001010")	then d:="01101000";	
	215		elsif	(b="01110101")	then	d:="11111011";	elsif	(b="10100100")	then d:="00110100";	
	216	Ξ	elsif	(b="11101010")	then	d:="11110011";	elsif	(b="01010101")	then d:="00011010";	
	217	\Box	elsif	(b="11001001")	then	d:="111101111";	elsif	(b="10101010")	then d:="00001101";	
	218	Ξ	elsif	(b="10001111")	then	d:="11110101";	elsif	(b="01001001")	then d:="10001000";	
	219	E	elsif	(b="00000011")	then	d:="11110100":	elsif	(b="10010010")	then d:="01000100";	
	220		elsif	(b="00000110")	ther	d:="01111010".	elsif	(b="00111001")	then d:="00100010";	
	221		alaif	(b="00001100")	ther	d:="00111101";	eleif	(b="01110010")	then d:="00010001":	
	221		eisii	(b- 00001100)	chen	d.= 00111101 ,	eisii	(b- 01110010)	then d.= 00010001,	
	222		eisii	("00011000")	then	d:="10010000";	eisii	("00100111"=d)	then d:="10000110";	
	223	E	elsif	(b="00110000")	then	d:="01001000";	elsif	(b="11010101")	then d:="01000011";	
	224		elsif	(b="01100000")	then	d:="00100100";	elsif	(b="10110111")	then d:="10101111";	
	225	Ξ	elsif	(b="11000000")	then	d:="00010010";	elsif	(b="01110011")	then d:="11011001";	
	226	E	elsif	(b="10011101")	then	d:="00001001";	elsif	(b="11100110")	then d:="11100010";	
	227		elsif	(b="00100111")	then	d:="10001010";	elsif	(b="11010001")	then d:="01110001";	
	228		elsif	(b="01001110")	then	d:="01000101":	elsif	(b="10111111")	then d:="10110110":	
	229		aleif	(b="10011100")	then	d:="10101100";	algif	(b="01100011")	then d:="01011011";	
	220		oloif	(b="00100101")	then	d.= 10101100 ,	claif	(b=011000110)	then di="10100011";	
	230		eisii	("TOTOTOTOT")	unen	a:=-01010110.,	eisii	(D="11000110")	chen d:="lolooli";	
	231		elsif	(p="01001010")	then	d:="00101011";	elsif	(p="10010001")	then d:="11011111";	
	232	E	elsif	(b="10010100")	then	d:="10011011";	elsif	(b="001111111")	then d:="11100001";	
	233		elsif	(b="00110101")	then	d:="11000011";	elsif	(b="01111110")	then d:="11111110";	
	234	Ξ	elsif	(b="01101010")	then	d:="11101111";	elsif	(b="11111100")	then d:="01111111";	
	235	Ξ	elsif	(b="11010100")	then	d:="11111001";	elsif	(b="11100101")	then d:="10110001";	
	236		elsif	(b="10110101")	then	d:="11110010";	elsif	(b="11010111")	then d:="11010110";	
	237		elsif	(b="01110111")	then	d:="01111001":	elsif	(b="10110011")	then d:="01101011":	
	238		aleif	(b="11101110")	then	d:="10110010";	algif	(b="01111011")	then d:="10111011";	
	220		oloif	(b=#11000001#)	then	d.= 10110010 ,	claif	(b=011110110)	then di-WilloloollW.	
	239		eisii	("10000011")	then	d:=-01011001-;	eisii	(D="11110110")	then d:="libiouli";	
	240		elsif	(p="100111111")	then	d:="10100010";	elsif	(p="11110001")	then d:="11100111";	
	241	E	elsif	(b="00100011")	then	d:="01010001";	elsif	(b="111111111")	then d:="11111101";	
	242		elsif	(b="01000110")	then	d:="10100110";	elsif	(b="11100011")	then d:="11110000";	
	243	\Box	elsif	(b="10001100")	then	d:="01010011";	elsif	(b="11011011")	then d:="01111000";	
	244	Ξ	elsif	(b="00000101")	then	d:="10100111";	elsif	(b="10101011")	then d:="00111100";	
	245	Ξ	elsif	(b="00001010")	then	d:="11011101";	elsif	(b="01001011")	then d:="00011110";	
	246		elsif	(b="00010100")	then	d:="11100000";	elsif	(b="10010110")	then d:="00001111";	
	247		elsif	(b="00101000")	then	d:="01110000":	elsif	(b="00110001")	then d:="10001001":	
	248		elsif	(b="010100000")	then	d:="00111000":	eleif	(b="01100010")	then d:="11001010";	
	240		olaif	(b-#10100000#)	thon	d.="00011100",	olaif	(b-#11000100#)	then d:="011001010";	
	219		-1-15	(b= 10100000)	chen	d.= 00011100 ,	eisii	(b= 11000100)	then d.= offootof,	
	250		ersit	("	then	a:=-00001110-;	eisii	(D="10010101")	then d:="lolliloo";	
	251		elsif	(p="10111010")	then	d:="00000111";	elsif	(p="001101111")	then d:="01011110";	
	252	E	elsif	("10010110"=a)	then	a:="10001101";	elsif	("01110110"=a)	tnen d:="00101111";	
	253	Ξ	elsif	(b="11010010")	then	d:="11001000";	elsif	(b="11011100")	then d:="10011001";	
	254	Ξ	elsif	(b="10111001")	then	d:="01100100";	elsif	(b="10100101")	then d:="11000010";	
	255		elsif	(b="01101111")	then	d:="00110010";	elsif	(b="01010111")	then d:="01100001";	
	256	Ξ	elsif	(b="11011110")	then	d:="00011001";	elsif	(b="10101110")	then d:="10111110";	
	257	Ξ	elsif	(b="10100001")	then	d:="10000010";	elsif	(b="01000001")	then d:="01011111";	
	258	E	elsif	(b="01011111")	then	d:="01000001":	elsif	(b="10000010")	then d:="10100001";	
	259		elsif	(b="10111110")	then	d:="10101110".	elsif	(b="00011001")	then d:="11011110":	
	260		aleif	(b="01100001")	then	d.="010101111".	aleif	(b="00110010")	then d:="01101111";	
	261	H	alaif	(b=#11000010#)	then	d.====10100101	cloif	(b=#01100100#)	then de W10111001W.	
	201		eisii	(b- 11000010)	chen	u 10100101 ,	erstr	(D- 01100100)	then d.= IoIIIooI ,	
	202		erstr	("10011001")	unen	a::1011100-;	eisii	("00010011"-d)	chen d:-"11010010";	
	263		elsif	(b="00101111")	then	d:="01101110";	elsif	(b="10001101")	then d:="01101001";	
	264	Ξ	elsif	(b="01011110")	then	d:="00110111";	elsif	(b="00000111")	then d:="10111010";	
	265	Ξ	elsif	(b="10111100")	then	d:="10010101";	elsif	(b="00001110")	then d:="01011101";	
	266	Ξ	elsif	(b="01100101")	then	d:="11000100";	elsif	(b="00011100")	then d:="10100000";	
	267	E	elsif	(b="11001010")	then	d:="01100010":	elsif	(b="00111000")	then d:="01010000";	
	268		elsif	(b="10001001")	then	d:="00110001":	elsif	(b="01110000")	then d:="001010000";	
	269		elsif	(b="00001111")	then	d:="10010110".	elsif	(b="11100000")	then d:="00010100":	
	270		aleif	(b="00011110")	ther	d.="01001011".	aloif	(b="11011101")	then d:="00001010":	
	270		erait -	(b="00111110")	the second	d.= 01001011";	ciail caracteristic	(b=#101001101")	then di="000001010",	
	271		eisif	(D=00TTTTT00)	then	a:="10101011";	eisif	(n=ininoitit)	chen d:="00000101";	
	272		elsif	("00011110"=a)	then	a:="11011011";	elsif	("11001010"=a)	tnen a:="10001100";	
	273	Ξ	elsif	(b="11110000")	then	d:="11100011";	elsif	(b="10100110")	then d:="01000110";	
	274	Ξ	elsif	(b="11111101")	then	d:="11111111";	elsif	(b="01010001")	then d:="00100011";	
	275	Ξ	elsif	(b="11100111")	then	d:="11110001";	elsif	(b="10100010")	then d:="10011111";	
1	276	E	elsif	(b="11010011")	then	d:="11110110":	elsif	(b="01011001")	then d:="11000001";	
	277		elsif	(b="10111011")	then	d:="01111011".	elsif	(b="10110010")	then d:="11101110":	
1	278		eleif	(b="01101011")	ther	d.="10110011".	aleif	(b="01111001")	then d:="01110111":	
1	270		alaif	(b=#11010110	ther	d:="11010111";	elaif	(b=#11110010")	then d:="10110101";	
	2/9		erait	(P=110110110.)	cheff	d.= 11010111";	eisii	(S= 11110010")	then de- initial ,	
	280		eisif	(P=TOTIOOOI.)	unen	u::::00101";	eisif	(P=.TTTTTTOOT.)	chen d.="libiolog";	
	281	E	elsif	("111111110"=a)	then	a:="111111100";	elsif	("1111101111"=a)	tnen a:="01101010";	
	282	E	elsif	(b="11111110")	then	d:="011111110":	elsif	(b="11000011")	then d:="00110101";	

Figure 4–5: VHDL codes of a inversion function over $GF(2^8)$: Part 1.

283		elsif	(b="11100001")	then	d.="001111111".	elsif	(b="10011011")	then	d.="10010100".	
284		elsif	(b="11011111")	then	d:="10010001";	elsif	(b="00101011")	then	d:="01001010";	
285		algif	(b="10100011")	then	d:="11000110";	algif	(b="01010110")	then	d:="00100101";	
286		algif	(b="01011011")	then	d:="01100011";	algif	(b="101011100")	then	d:="10011100";	
297		alaif	(b="10110110")	then	d.="101111111",	alaif	(b="01000101")	then	d:="01001110";	
288		algif	(b="01110001")	then	d:="11010001";	alaif	(b="100010101")	then	d:="00100111";	
200		olaif	(b="11100010")	thon	d.= 11010001 ,	olaif	(b="00001010")	thon	d.= "10011101";	
205		oleif	(b="11000010")	then	d.="011100110",	elsif	(b="000010010")	then	d.= 10011101 ,	
290		algif	(b="101011001")	then	d.= 011100111,	elsif	(b="00100100")	then	d:="011000000";	
291		elsif	(b="101011111")	then	d:="10110111";	elsif	(b="0100100100")	then	d:="01100000";	
292		elsii	(b="1000011")	then	d.="1101010101";	elsii	(b="1001001000")	then	d:="00110000";	
293		elsif	(b="10000110")	then	d:="11100100";	elsii	(b="10010000")	then	d:="000011000";	
294		eisii	(b="00010001")	then	d:="01110010";	eisii	(b="00111101")	then	d:="000001100";	
295		elsif	(b="00100010")	then	d:="00111001";	elsii	(b="1111010")	then	a:="00000110";	
296		eisii	(b="1000100")	then	d:="10010010";	elsii	(b="11110100")	then		
297		elsir	(b="10001000")	then	d:="01001001";	elsir	(b="11110101")	then	d:="10001111";	
298		elsir	("10110000"=d)	then	d:="10101010";	elsif	("11101111")	then	d:="11001001";	
299		elsir	("01011000"=d)	then	d:="0101010101";	elsir	(""11100111")	then		
300		elsif	(b="00110100")	then	d:="10100100";	elsif	(b="11111011")	then	d:="01110101";	
301		elsif	("000101010"=d)	then	d:="01010010";	elsif	("11010111"=d)	then	d:="10110100";	
302		elsif	(b="11010000")	then	d:="00101001";	elsif	(b="11001011")	then	d:="01011010";	
303		elsif	(b="10111101")	then	d:="10011010";	elsif	(b="10001011")	then	d:="00101101";	
304		elsif	(b="01100111")	then	d:="01001101";	elsif	(b="00001011")	then	d:="10011000";	
305		elsif	(b="11001110")	then	d:="101010000";	elsif	(b="00010110")	then	d:="01001100";	
306		elsif	(b="10000001")	then	d:="01010100";	elsif	(b="00101100")	then	d:="00100110";	
307	E	elsif	(b="000111111")	then	d:="00101010";	elsif	(b="01011000")	then	d:="00010011";	
308		elsif	(b="00111110")	then	d:="00010101";	elsif	(b="10110000")	then	d:="10000111";	
309	Ξ	elsif	(b="01111100")	then	d:="10000100";	elsif	(b="01111101")	then	d:="11001101";	
310		elsif	(b="11111000")	then	d:="01000010";	elsif	(b="11111010")	then	d:="11101000";	
311	Ξ	elsif	(b="11101101")	then	d:="00100001";	elsif	(b="11101001")	then	d:="01110100";	
312	Ξ	elsif	(b="11000111")	then	d:="10011110";	elsif	(b="11001111")	then	d:="00111010";	
313	Ξ	elsif	(b="10010011")	then	d:="01001111";	elsif	(b="10000011")	then	d:="00011101";	
314	Ξ	elsif	(b="00111011")	then	d:="10101001";	elsif	(b="00011011")	then	d:="10000000";	
315	\Box	elsif	(b="01110110")	then	d:="11011010";	elsif	(b="00110110")	then	d:="01000000";	
316	\Box	elsif	(b="11101100")	then	d:="01101101";	elsif	(b="01101100")	then	d:="00100000";	
317	\Box	elsif	(b="11000101")	then	d:="10111000";	elsif	(b="11011000")	then	d:="00010000";	
318	\Box	elsif	(b="10010111")	then	d:="01011100";	elsif	(b="10101101")	then	d:="00001000";	
319	Ξ	elsif	(b="00110011")	then	d:="00101110";	elsif	(b="01000111")	then	d:="00000100";	
320	Ξ	elsif	(b="01100110")	then	d:="00010111";	elsif	(b="10001110")	then	d:="00000010";	
321	Ξ	elsif	(b="11001100")	then	d:="10000101";					
322	F	end if	E;							
323		returr	nd;							
324	en	d inv;								

Figure 4–6: VHDL codes of a inversion function over $GF(2^8)$: Part 2.

parity-bits register. The encoding progress starts with the Switch 1 connected to the adder and Switch 2 connected to the LFSR input. In the first k clock cycles, the coefficients of m(x) enter the circuit one coefficient per clock cycle and the highest-order coefficient m^{k-1} enters first. During these clock cycles, the parity-bits are being calculated, and the output of LFSR is the same as the input. After the calculation finished at the k-th clock cycle, the coefficients of b(x) of the previous formula are stored in each shift register b_i . At this point, Switch 1 turns to "0" input and Switch 2 turns to the register b_{n-k-1} so that the LFSR shifts the coefficients of b(x) out one coefficient per clock cycle. As there are n - k registers, this procedure goes on for n - k clocks, and it leads to the end of the encoding process.



Figure 4–7: Structure of a linear shift back register (LFSR).

In this research, three low-latency RS(255, 225) encoders with different speed-up coefficients p have been implemented in VHDL and tested. The implementation logic follows the structure shown in Figure 3–1. Compared to a conventional RS encoder, a low-latency RS encoder uses multiple shorter LFSRs which can run in parallel in its Step 4. However, there is a cost which is message-words have to be pre-processed before entering the LFSRs and the outputs from LFSRs have to be post-processed to generate the real parity bits.

4.2.1 Implementations with Speed-Up Coefficient p = 3

Figure 4–8 shows a low-latency RS(255, 225) encoder with speed-up coefficient p = 3. Each message-word is an 8-bit vector, and there are 1800(=8.225) bits in total in a set of message-words. At each clock cycle, three message-words enter the circuit and are split as three inputs of the DFT. The DFT then generates three outputs and send them into three LFSRs. Notice that each LFSR has a distinct generator polynomial. The outputs from LFSRs are applied with an inverse Fourier transform in the IDFT to produce the real parity-bits. With access to all computed parity bits and the delayed message-word input, the output controller gives the final code-words by three words at each clock. In the following paragraphs, each part of the implementation is

discussed in details, and more comments are shown in the screenshots of their VHDL codes.



Figure 4–8: Low-latency RS(255, 225) encoder with speed-up coefficient p = 3.

Set-Up. As shown in Figure 4–9, there are four input ports of the encoder: a global reset denoted as "reset_n", a clock signal denoted as "clk", a port for input data denoted as "data_in" and a signal denoted as "input_strobe" which is to activate the encoding process. Notice that the length of "data_in" is 24 bits because three message-words enter the circuit at each clock cycle. There are three outputs: a signal denoted as "output_strobe" that suggests if the first three code-words are ready, a signal denoted as "enc_done_p" that indicates if the last three code-words have been sent out and the code-word output also of 24-bit length denoted as "data_out_p". Figure 4–10 shows the declaration of the LFSR component and other signals. The signals with suffix "_p" are all register signals and their counterparts which are without the suffix "_p" are combinational logic signals used for register update.

Defining Functions. The adder and multiplier over $GF(2^8)$ have been discussed in Section 4.1 and the corresponding VHDL codes are shown in Figure 4–1 and 4–4, respectively. Figure 4–11 shows the definition of DFT and IDFT functions. It follows the formula $DFT(M)_i \equiv \sum_{j=0}^{p-1} \rho^{i \cdot j} M_j$ and $IDFT(f)_i = \sum_{j=0}^{p-1} \rho^{-j \cdot i} f_j$. Notice that "**q**" refers to p-th root of unity and "**q2**" refers to q^2 .

1	library ieee;								
2	use ieee.std_logic_ll64.all;								
3	use ieee.std logic unsigned.all;								
4									
5	entity LowLatRSenc_n255k225_p3 is								
6									
7	port (reset_n: in std_logic;global reset input								
8	data_in: in std_logic_vector(23 downto 0);3*8=24								
9	the input is a set of bits in sequence.								
10	MSB(the highest-order coefficients of data polynomial) enters first.								
11	clk: in std_logic;clock signal								
12	input_strobe: in std_logic; a signal which activates encoding procedure.								
13	output_strobe: out std_logic;a signal that suggests the output is ready to be sent out								
14	enc_done_p: out std_logic; a signal which indicates the encoding process has been done.								
15	data_out_p:out_std_logic_vector(23_downto_0));3*8=24								
16	Lend;								

Figure 4–9: Ports Declaration of RS encoder with p = 3.



Figure 4–10: Signal declaration of RS encoder with p = 3.

Component Instantiations. As Figure 4–12 shows, with p = 3, three LFSRs are used. They all share a same global clock and reset. The "input_strobe" signal activate all the three at the same time. The data input of each LFSR

```
135
                                   -DFT function (Fourier Transform)
      function DFT (a, b, c: in Galois Field element) return FTout type is variable DFTout: FTout type;
136
137
           begin
           DFTout(0):=add((add(a,b)),c); -- =a+b+c
138
139
           DFTout(1):=add(add(a,mul(b,q)),mul(c,q2)); -- =a+q*b+q^2*c
140
           DFTout(2):=add(add(a,mul(b,q2)),mul(c,q)); -- =a+q^2*b+q*c
                                                                                 where q is the p-th root of unity
141
142
            return DFTout;
         end function DFT;
143
144
145
                                   -IDFT function (Inverse Fourier Transform)-
146
147
      function IDFT (a, b, c: in Galois_Field_element) return FTout_type is variable IDFTout: FTout_type;
           begin
148
           IDFTout(0):=add((add(a,b)),c); -- =a+b+c
           IDFTout(1):=add(add(a,mul(b,q2)),mul(c,q2));-- =a+q^2*b+q*c
IDFTout(2):=add(add(a,mul(b,q2)),mul(c,q2));-- =a+q*b+q^2*c
149
150
                                                                                 where g is the p-th root of unity
151
            return IDFTout;
152
         and function IDFT;
153
```

Figure 4–11: DFT and IDFT functions of RS encoder with p = 3.

is one of the three output from the DFT. Each output from them is a vector denoted as "**LFSRout**". Notice that the generator polynomial coefficients $[g_0, g_1, g_2, \dots, g_9]$ are different for each LFSR, because in the algorithm, there is *p* distinct generator polynomials. With the formula given in Chapter 3, each generator polynomial is pre-calculated. The features and inside structure of LFSR component are explained with details later.

Register Update. Figure 4–13 shows the VHDL codes for register update. At each rising edge of the clock, the register signals are updated to their combinational logic counterparts. When the global reset is active at a clock's rising edge, all register signals go to zero.

Finite State Machine. A finite state machine (FSM) is utilized to control the overall process (Figure 4–14). There are four state: "Idle", "Calculation", "XferParity" and "WrapUp". In state "Idle", all the control signals are set to zero except "countRst" which resets the counter when active. When "input_strobe" becomes to 1, it means the encoding process is activated. Then "countEn" turns to 1 which allows the counter to do increment and the state goes to "Calculation", which means LFSRs start their computing process. When "counter_p" reaches t where t = k/p is the component length of message-words, "xferEn" becomes 1 and the state enters

154	Begin
155	LFSR0: LowLatRSenc LFSR n85k75
156	port map(reset n=>reset n,
157	data in=>DFTout(0),
158	clk=>clk,
159	input strobe=>input strobe,
160	all generator coefficients are pre-calculated by MATLAB
161	g0=>"10101001", g1=>"01010011", g2=>"11100010",
162	g3=>"01010001", g4=>"11001010", g5=>"01110100",
163	g6=>"10011111", g7=>"00111001", g8=>"00010011",
164	g9=>"01000011",
165	<pre>data_out_p=>LFSRout(0));</pre>
166	
167	LFSR1: LowLatRSenc_LFSR_n85k75
168	<pre>port map(reset_n=>reset_n,</pre>
169	<pre>data_in=>DFTout(1),</pre>
170	clk=>clk,
171	input_strobe=>input_strobe,
172	g0=>"01001101", g1=>"11101111", g2=>"10001000",
173	g3=>"11101111", g4=>"11110000", g5=>"00100110",
174	g6=>"00000101", g7=>"11010101", g8=>"01001100",
175	g9=>"10000110",
176	<pre>data_out_p=>LFSRout(1));</pre>
177	F
178	LFSR2: LowLatRSenc_LFSR_n85k75
179	<pre>_port map(reset_n=>reset_n,</pre>
180	<pre>data_in=>DFTout(2),</pre>
181	clk=>clk,
182	input_strobe=>input_strobe,
183	g0=>"01110010", g1=>"00010010", g2=>"11001110",
184	g3=>"10001010", g4=>"11010110", g5=>"10110100",
185	g6=>"010100000", g7=>"11100110", g8=>"00101101",
186	g9=>"00010001",
187	data_out_p=>LFSRout(2));
188	

Figure 4–12: LFSR component instantiations of RS encoder with p = 3.



Figure 4–13: Register update of RS encoder with p = 3.

"XferParity", which means the intermediate parity bits calculated by LFSRs are ready to shift out. When "counter_p" reaches m where m = n/p is the component length of code-words, "countRst" goes to 1 and "enc_done" is activated to suggest that the encoding progress has been done.



Figure 4–14: Finite state machine of RS encoder with p = 3.

Counter Implementation. Figure 4–15 shows the counter behavior. When "input_strobe" or "countRst_p" is activated, the counter is compelled to be 0. The counter only counts when "countEn_p" is 1.

```
283
     process(input_strobe,countRst_p,countEn_p,counter_p)
284
      begin
285
          if(input_strobe='l' or countRst_p='l') then
     \Box
286
          --reset the counter both at the beginning and the end of encoding process
287
             counter<=0;
          elsif (countEn p='l') then
288
     F
289
      +
              counter <= counter_p+1;
290
          else
     Ε
291
             counter<=0;
292
          end if;
293
       end process;
```

Figure 4–15: Counter behavior of RS encoder with p = 3.

Preprocessing before LFSR. Figure 4–16 show the preprocessing before the LFSR. Besides creating a copy of delayed inputs, the other task is to apply Fourier transform on three components of the input message-words. The outputs from the DFT are sent to three LFSRs. "**p*GFPower**" refers to the total number of bits in "**data_in**". Specific to this encoder with p = 3, every input at each clock cycle has three message-words and thus has 24 bits binary data. To split the input into p = 3 components, just set the corresponding index correctly.



Figure 4–16: Preprocessing of RS encoder with p = 3.

LFSR Implementation. The three LFSRs used in this encoder follow the same structure shown in Figure 4–7. As the working principle has been introduced at the beginning of Section 4.2, let us directly look into its VHDL implementation.

As message-words are split into p = 3 components, each LFSR is designed to totally take in t = k/p = 225/3 = 75 message-words and generate l = r/p = (n - k)/p = (255 - 225)/3 = 10 parity-bit symbols. Figure 4–17 shows the port declaration of LFSR component. Two things should be noticed. First, both of "data_in" and "data_out_p" are a vector with 8 bits and the generator polynomial coefficients are inputs to be filled when instantiating the component. Figure 4–18 shows the signal declaration. The signals with suffix " $_{\mathbf{p}}$ " are all register signals. The VHDL codes for register update are shown in Figure 4–19. A counter is defined and its behavior is shown in Figure 4–20. Control signals are defined in Figure 4–21. "**DoCalc_p**" enables parity bits calculation. " \mathbf{x} ferPB_p" enables computed parity bits to be shifted out. The registers accommodating parity bits are denoted as "**parity_reg_p**". Each register update follows exactly as the circuit in Figure 4–7 and the corresponding VHDL codes are shown in Figure 4-22. The output data of an LFSR is the same as the input data for the first 75 clock cycles and then becomes the value stored in the last parity bits register (Figure 4–23). Specific to low latency RS(255, 225) with p = 3, the outputs of LFSRs for the first 75 clock cycles are not concerned. Also, it should be emphasized that the parity-bits computed by LFSRs are essentially intermediate parity bits, which need to be post-processed to produce the real parity-bits for the final code-words.

Output controller. Inverse Fourier transform needs to be applied on the intermediate parity bits in order to generate the real parity bits. Recall that code-words consist of message-words and parity bits. During the first 75 cycles, the output data are simply the delayed input message-words. When "**xferEn_p**" is activated, the output data are the results generated from IDFT. The VHDL codes for the post-processing is shown in Figure 4–24.

1	library ieee;
2	use ieee.std_logic_ll64.all;
3	use ieee.std logic unsigned.all;
4	
5	entity LowLatRSenc_LFSR_n85k75 is
6	this file is the vhdl code for linear feedback shift register (LFSR) used in low latency RS(15,9,p=3) encoder
7	<u> <u> </u> <u> </u> <u> </u> port (reset_n: in std_logic; </u>
8	data_in: in std_logic_vector (7 downto 0);the input is one word (8 bits) at a time.
9	clk: in std_logic;
10	<pre>input_strobe: in std_logic;</pre>
11	g0: in std_logic_vector (7 downto 0);
12	<pre>gl: in std_logic_vector (7 downto 0);</pre>
13	g2: in std_logic_vector (7 downto 0);
14	g3: in std_logic_vector (7 downto 0);
15	g4: in std_logic_vector (7 downto 0);
16	g5: in std_logic_vector (7 downto 0);
17	<pre>g6: in std_logic_vector (7 downto 0);</pre>
18	g7: in std_logic_vector (7 downto 0);
19	g8: in std_logic_vector (7 downto 0);
20	<pre>g9: in std_logic_vector (7 downto 0);</pre>
21	<pre>data_out_p: out std_logic_vector (7 downto 0));the output is one word (8 bits) at a time</pre>
22	end;
23	L

Figure 4–17: Port Declaration of LFSR component.



Figure 4–18: Signal Declaration of LFSR component.

110	Begin
111	register update
112	process (clk)
113	begin
114	if (clk'event and clk='l') then
115	<pre>if(reset_n='l') then</pre>
116	DoCalc_p<='0';
117	<pre>xferPB p<='0';</pre>
118	counterEn_p<='0';
119	<pre>counter_p<=(others=>'0');</pre>
120	for i in 0 to (2*errCap-1) loop
121	<pre>parity_reg_p(i) <= (others=>'0');</pre>
122	end loop;
123	<pre>data_out_p<=(others=>'0');</pre>
124	else
125	DoCalc_p<=DoCalc;
126	<pre>xferPB_p<=xferPB;</pre>
127	counterEn_p<=counterEn;
128	counter_p<=counter;
129	<pre>parity_reg_p<=parity_reg;</pre>
130	data_out_p<=data_out;
131	end if;
132	end if;
133	-end process;

Figure 4–19: Register update of LFSR component.

```
___
134
           -----counter-----
135
     process(input strobe, counterEn p, counter p)
     begin
136
137
     Ξ
          if (input strobe='1') then
             counter<= one;</pre>
138
          elsif (counterEn_p='l') then
139
     É
      F
140
            counter<=counter_p+1;
141
     Ξ
          else
142
            counter<=(others=>'0');
143
          end if;
144
      end process;
145
```



```
146
     -----combinational logic for control signals-----
147
     process(input_strobe,counter_p,DoCalc_p)
148
      begin
          DoCalc<=DoCalc_p;
149
150
         if (input strobe='1') then
     Ξ
           DoCalc<='l';
      F
151
152
          elsif (counter_p=data_size) then
     Ê
            DoCalc<='0';
153
154
          end if;
155
      end process;
156
157
     process(input strobe, counter p, counterEn p)
     begin
158
159
          counterEn<=counterEn p;</pre>
          if (input_strobe='l') then
160
     \Box
161
      F
            counterEn<='1';
162 📋
          elsif (counter_p=coded_size) then
163
            counterEn<='0';
164
          end if;
      end process;
165
166
167
     process(counter_p,xferPB_p)
168
      begin
169
          xferPB<=xferPB_p;</pre>
170 🖃
         if (counter_p=data_size) then
            xferPB<='l';</pre>
171
      F
          elsif (counter_p=coded_size) then
172
     È
173
            xferPB<='0';</pre>
174
          end if;
       end process;
175
176
```

Figure 4–21: Combinational logic for control signals of LFSR component.

```
179
                           ---parity bits register-
180
      process(reset n, input strobe, DoCalc p, parity reg p, sum, g0,
181
                   g1,g2,g3,g4,g5,g6,g7,g8,g9,xferPB_p)
182
        begin
183
            parity_reg<=parity_reg_p;</pre>
            if(input_strobe='l') then
184
      È
185
              for i in 0 to (2*errCap-1) loop
      Ξ
186
                  parity_reg(i) <= (others=>'0');
187
               end loop;
188
      Ξ
           elsif (DoCalc_p='1') then
189
               parity_reg(9) <= add(parity_reg_p(8), mul(sum, g9));</pre>
190
               parity_reg(8) <= add(parity_reg_p(7), mul(sum, g8));</pre>
191
               parity_reg(7) <= add (parity_reg_p(6), mul(sum, g7));</pre>
192
               parity_reg(6) <= add(parity_reg_p(5), mul(sum, g6));</pre>
193
               parity_reg(5) <= add(parity_reg_p(4), mul(sum, g5));</pre>
               parity_reg(4) <= add(parity_reg_p(3), mul(sum, g4));
parity_reg(3) <= add(parity_reg_p(2), mul(sum, g3));</pre>
194
195
196
               parity_reg(2) \leq add(parity_reg_p(1), mul(sum, g2));
197
               parity_reg(l) <= add(parity_reg_p(0), mul(sum, gl));</pre>
198
               parity reg(0) <= mul(sum,g0);</pre>
            elsif (xferPB_p='l') then
199
      Ξ
200
               for i in (2*errCap-1) downto 1 loop
      \Box
201
                  parity_reg(i) <= parity_reg_p(i-1);</pre>
202
               end loop;
203
               parity reg(0) <= (others=>'0');
204
            end if;
205
        end process;
206
```

Figure 4–22: Combinational logic for parity-bits registers of LFSR component.

```
207
                  ----output of LFSR--
208
     process(DoCalc_p,data_in,parity_reg_p)
209
      begin
210
          if (DoCalc p='l') then
     Ξ
211
             data_out<=data in;</pre>
212
     Ξ
          else
213
             data_out<=parity_reg_p((2*errCap-1));</pre>
214
          end if:
215
       end process;
216
217
       sum<=add(parity_reg_p(2*errCap-1),data_in);</pre>
218
       end architecture;
```

Figure 4–23: Combinational logic for the output data of LFSR component.

```
process(counter_p)
301
302
      begin
303
          if (counter p=1)then
     É
304
             output_strobe<='l'; --a signal that suggests the first output is ready to be sent out
305
     Ė
          else
306
             output_strobe<='0';
          end if:
307
       end process;
308
309
     process(counter p,xferEn p,LFSRout,data inbuf p)
310
311
      begin
312
          if (counter p>0 and counter p<t+1) then
     Ė
313
             data out<=data inbuf p;
     Ė
          elsif (xferEn_p='l') then --we only want the last ten output from LFSR
314
315
             data_out((p*GFPower-17)downto(p*GFPower-24))<=IDFT(LFSRout(0),LFSRout(1),LFSRout(2))(0);</pre>
316
              data_out((p*GFPower-9)downto(p*GFPower-16))<=IDFT(LFSRout(0),LFSRout(1),LFSRout(2))(1);</pre>
317
             data_out((p*GFPower-1)downto(p*GFPower-8))<=IDFT(LFSRout(0),LFSRout(1),LFSRout(2))(2);</pre>
318
     ė
          else
319
             data out<=(others=>'0');
320
           end if;
      end process,
end architecture;
321
322
```

Figure 4–24: Post-processing of low-latency RS(255, 225) encoder with p = 3.

4.2.2 Implementations with Speed-Up Coefficients p = 5 and p = 15

Both of low-latency RS(255, 225) encoders with p = 5 and p = 15 follow the same implementation logic and style. In this subsection, only the difference on implementation are listed and discussed. VHDL codes of the different parts are shown in Appendix A.

Set-Up. The sizes of "data_in" and "data_out_p" are different for each p value because p value decides how many message-words are transmitted at each clock cycle and correspondingly, the number of bits is equal to $(p \cdot GFPower)$, that is, 40 bits for p = 5 and 120 bits for p = 15. The LFSR component declaration is certainly changed because for different p there are different LFSR length and thus, the number of generator polynomial coefficients is different. As for the signal declaration, as long as basic parameters are changed, all other modification will happen automatically such as pre-defined types, data signals, because they are defined by the basic parameters. One more modification is to add more constants for the higher order of q because DFT and IDFT functions for bigger p are defined based on them.

Defining Function. For different p values, DFT and IDFT functions need to be modified based on the formula $DFT(M)_i \equiv \sum_{j=0}^{p-1} \rho^{i \cdot j} M_j$ and $IDFT(f)_i = \sum_{j=0}^{p-1} \rho^{-j \cdot i} f_j$.

Component Instantiations. There are always p LFSRs instantiated. Also in each instantiation, modification should be made based on the component declaration which has been discussed above.

Preprocessing before LFSR. The only thing that needs to be revised is the expression for "**DFTout**", based on the change in the DFT function and the size of "**data_in**". Recall that the DFT function always has p inputs, and each input is in the type of "**Galois_Field_element**". **LFSR Implementation.** There are three parts to modify for a distinct p value. First, the number of polynomial generator coefficients are changed due to the length change of LFSR. Second, "data_size", "coded_size" and "errCap" of basic parameters need to change based on the equations t = k/p, m = n/p and l = r/p, respectively. Third, the combinational logic of "parity_reg" is changed by deleting the expressions of its last-part components, as the LFSR becomes shorter for larger a p value.

Output Controller. The only place to modify is the expressions of "data_out", due to its size change and the change in the number of IDFT function inputs and outputs.

4.3 Synthesis and Simulations Results for the Encoder

This section include both FPGA synthesis results and ASIC synthesis results. For better explanation, the conventional RS encoder can be thought as a low-latency RS encoder with p = 1 which has no DFT and IDFT components.

As the results shown, the low-latency RS encoders can speed up the encoding algorithm by a factor almost equal to p, which proves the major feature

RS(255, 225) Encoders with Error-Correction Capacity 15								
Altera DE2-115 FPGA								
Encoder Total Max Hardware Costs								
Name	Clock	Frequenc	Registers	Combinational				
	Cycles	(MHz)		Logic				
Conventional RS Encoder	256	249.53	323	179				
Low-Latency RS Encoder $(p = 3)$	87	204.21	362	210				
$\begin{array}{ c c c c } & \text{Low-Latency RS} \\ & \text{Encoder } (p=5) \end{array}$	53	236.46	410	1031				
Low-Latency RS Encoder $(p = 15)$	19	206.78	650	1914				

Table 4–3: Comparison of FPGA synthesis results for different encoders.



Figure 4–25: Functional simulation of low-latency RS(255, 225) encoder with p = 3.

claimed in [17]. The maximum clock frequency decreases with p increasing because larger p causes more complicated DFT and IDFT components, which leads to longer critical path and thus smaller maximum clock frequency. However, one thing should be noticed that for p = 5, the encoder's maximum clock frequency is surprised high. While this abnormal fact did not show up in ASIC synthesis results. The possible reason can be the routing rules of FPGA responding better to shorter LFSRs, and when p = 5 this benefit surpasses

				k								53 clock	cycles_						
	Name		0 ps	40.0 n	s 80.	0 ns	120.0 ns	s 160.0 ns	200.0	ns	240.0 ns	280.0 ns	320.0 ns	360.0 ns	400.0 ns	440.0 ns	480.0 ns	520.0 ns	560.0 ns
			0 ps																
in_	dk	в	W	nn	nn	ΠŪ	ΨΨ	ww	ιψ	ΨŪ	տո	ուռո		hhh	הההי	הההר	ւրը	nnn	տո
in_	reset_n	в																	
in_	input_strobe	в																	
ing.	> data_in	н										03030303	303				_		
빵	> data_out_p	н	0000	000000							0	303030303						2700	E1/38 0000
out	enc_done_p	в																	
out	output_strobe	в																	
· · · · · · · · · · · · · · · · · · ·								v—	*										
1	C2C2C2C2C2						<u> </u>				X	K FAFAFAFAFA			F1F1F1F1F1			<u>x 3838383838</u>	

Figure 4–26: Functional simulation of low-latency RS(255, 225) encoder with p = 5.



Figure 4–27: Functional simulation of low-latency RS(255, 225) encoder with p = 15.

the drawback from DFT and IDFT components. As for the hardware cost, the resource used by the low-latency RS decoder with p = 15 is about five times of that used by a conventional RS encoder. The reason can be explained in term of the structures. A low-latency RS encoder or decoder is essentially made by breaking a conventional RS encoder or decoder into p parts and connecting them to DFTs and IDFTs. As the hardware cost of the conventional RS encoder is very small, the hardware costs of the DFT and IDFT components that are proportional to p, have a significant impact on the total hardware costs. Nevertheless, this situation does not exist for low-latency decoder implementation because the conventional RS decoders are much more complicated. Moreover, the hardware costs of a low-latency RS encoder are

RS(255, 225) Encoders with Error-Correction Capacity 15											
65nm TSMC											
Encoder	Area	Power	Max	Data							
Name	(μm^2)	Comsumption	Frequency	Rate							
		(mW)	GHz	Gbps							
Conventional RS Encoder	$0.798 \cdot 10^4$	5.601	2.77	22.16							
Low-Latency RS Encoder $(p = 3)$	$0.629 \cdot 10^4$	3.97	2.71	65.04							
Low-Latency RS Encoder $(p = 5)$	$1.36 \cdot 10^4$	13.34	2.68	107.2							
Low-Latency RS Encoder $(p = 15)$	$4.79 \cdot 10^4$	23.18	2.08	249.6							

still small. For the encoder with p = 15, the resource usage is less than 2% of FPGA according to the synthesis report from Quartus II.

Table 4–4: Comparison of ASIC synthesis results for different encoders.

The technology used for ASIC synthesis is 65 nm TSMC and the results are shown in Table 4–4. The data rate increases about linearly with p, which is expected as it is one of the major features of the proposed RS algorithm. Another expectation got verified is that max clock frequency decreases also about linearly with p, which is explained in last paragraph. As for areas, the results have consistent trend to the hardware costs from FPGA synthesis. Specifically, the encoder with larger p costs more hardware and area. However, one exception is that the area for conventional RS encoder slightly larger than the low-latency one with p = 3. There are two possible reasons responsible for this inconsistence. First, some arithmetic logical elements are omitted when the one long LFSR of the conventional RS encoder is split into three shorter LFSRs of the low-latency one with p = 3. Second, the rules of ASIC routing may result in a larger area for the longer sequential structure, which is a subject to confirm in the future work. The power consumption results of the encoders are expected and can be explained by dynamic power formula of CMOS transistors, as it occupies about 80%-90% of total power. The formula is $P = CV^2FA$ where C is the capacitance, V is the supply voltage, F is the clock frequency, and A is the activity factor modeling the average switching activity. Correspondingly, the power consumption results are mainly following the trend of area as the change in hardware costs is large, whereas the clock frequency difference is relatively small.

In conclusion, although low-latency with small p value can indeed improve the conventional design, large p value also raises the hardware cost and power consumption significantly because the simplicity of the encoder structure makes the added DFT and IDFT components affect considerably.

4.4 Decoder Implementation

In this research, three low-latency RS(255, 225) decoders with different speed-up coefficient p have been implemented in VHDL and tested. The implementation logic follows the structure shown in Figure 3–2. The entire implementation consists of four VHDL files. One is the top file, and the others are components. All the details are discussed in the rest of the section.

4.4.1 Implementation with Speed-Up Coefficient p=3

Figure 4–28 is a block diagram for low-latency RS(255, 225) decoder with p = 3. At each clock, three received-words enter a splitter and are split into three single received-word. Then they enter into three syndrome calculators. This process repeats for n/p = 85 clock cycles and each syndrome calculator finally generates r/p = 10 syndromes. The 30 syndromes are organized as a single vector and enter Berlekamp-Massey algorithm in which a vector containing the error-locator polynomial coefficients and another vector containing

the error-evaluator polynomial coefficients are computed after r = 30 clock cycles. Afterward, the modified Chien search and correction process is activated. The error-locator polynomial is split into three parts, and each one becomes an error-location searcher. At each clock cycle, the results generated from error location searchers are then applied with inverse Fourier transform to see if any error locations are found. At the same time, error evaluation is also running based on error-evaluator polynomial and error-locator polynomial. To be consistent with the number of error locations that are checked at each clock cycle, three same error-evaluation processors are used. At each clock cycle, the output controller sent out a vector containing three correction-words. When any error location is found, the corresponding error value is added to the received-word at that location, and the sum is sent out as a correction-word. Otherwise, the correction-words are just as same as the received-words. After another n/p = 85 clock cycles, all the correction-words are sent out. In the following paragraphs, VHDL codes for each file are discussed with details.

LowLatRSdec_n255k225_p3_syn.vhd. Figure 4–29 shows the port declaration. There are four inputs. Besides "reset" and clock signal "clk", another input "data_in" is a vector with 24 bits because three 8-bit receivedwords are received at each clock cycle. "input_strobe" is also an input signal to activate the decoding process. The three outputs are "syndrome_out" which is a vector with 240 bits (30 8-bit syndromes), "error_present_out" which suggests if there is any error in the received-words, and "synd_calc_done" which suggests the end of the syndrome calculations and activates the Berlekamp-Massey algorithm.

Figure 4–30 shows the signal declaration. The signals with suffix "_**p**" are all register signals and their counterparts are the combinational logic signals for register update. A constant vector "**alpha**" is created to include

93


Figure 4–28: Structure of low-latency RS(255, 225) decoder with p = 3.

```
1
      library ieee;
2
      use ieee.std logic 1164.all;
3
      use ieee.std logic unsigned.all;
 4
5
    __entity LowLatRSdec_n255k225_p3_syn is
    port (reset: in std logic;
 6
7
         data in: in std logic vector(23 downto 0);
8
         clk: in std logic;
9
         input strobe: in std logic;
10
         synd calc done: out std logic;
         error present out:out std logic;
11
         syndrome out: out std logic vector (239 downto 0)
12
13
         );-- 30 syndromes and each syndrome has 8 bits=>total 240 bits
14
      end;
```

Figure 4–29: Port declaration of syndrome component.

all elements in $GF(2^8)$. In data signals part, "intS_p" refers to the intermediate syndromes and it is a two-dimensional vector where each row refers to all the ten syndromes calculated from a particular syndrome calculator. "intEP_p" refers to intermediate error-present signal whose size is consistent with "intS_p". As for control signals, "xferSyn_p" is a signal to activate output process of the final syndrome vector.

The declaration of addition, multiplication and DFT functions are the same as those of the encoder which has been already described in the last section.

Figure 4–31 shows the process for register update. All register signals are updated to their combinational logic counterparts at each clock's rising edge except when "**reset**" is 1, in which case all register signals become zero.

Figure 4–32 shows a finite state machine. There are four state: "Idle", "Initialization", "Calculation" and "OutputReady". When "input_stro be" is high, the state transfers from "Idle" to "Initialization" in which the counter is enabled and all signals are set up. This state is only up for one clock cycle and followed by "Calculation" state in which the control signal "DoCalc" is activated and intermediate syndrome calculation starts. After

```
16
            architecture RTL of LowLatRSdec n255k225 p3 syn is
17
                                  ---basic parameters-
                constant GFPower: integer:=8;
18
19
                constant N: integer:=255; --codeword length
                constant K: integer:=225; --message word length
20
21
                constant R: integer:=30; --parity bits length =255-225
22
23
                constant m: integer:=85; --m=N/p=255/3=85
                constant t: integer:=75; --t=K/p=225/3=75
24
                constant L: integer:=10; --L=R/p=30/3=10
25
                constant p: integer:=3:--speed-up coefficient
26
                constant bitNum: integer:=p*GFpower; --number of bits in data in
27
                                                -predefined useful types--
28
                subtype Galois_Field_element is std_logic_vector((GFPower-1) downto 0);
29
                type alpha type is array (0 to 254) of Galois Field element;
30
                type intS_subtype is array (0 to (L-1)) of Galois_Field_element;
                type intS_type is array (0 to p-1) of intS_subtype;
31
32
                type intEP_subtype is array(0 to (L-1)) of std_logic;
33
                type intEP type is array(0 to p-1) of intEP subtype;
34
                type FT_type is array (0 to (p-1)) of Galois_Field_element;
                type state type is (Idle, Initialization, Calculation, OutputReady);
35
36
                                    -constants
37
                constant zero: Galois_Field_element :="00000000";
38
                constant alpha:alpha_type:=
                                                                                                   --all the elements of GF(2^8), starts with alpha(0)=a^0.
           39
40
41
42
               "11001001", "10001111", "00000011", "000001100, "00011000", "000110000", "00110000", "00110000", "00110000", "00100101", "01001101", "01001010", "00100101", "01010101", "01001010", "10010100", "001001011", "01001010", "10001000", "00000101", "10001100", "00001010", "00001010", "00001010", "00001010", "00001010", "00001010", "00001010", "00001010", "00001010", "00001010", "00001010", "00001010", "00001010", "00001010", "00001010", "00001010", "00001010", "00001010", "00001010", "00001010", "00001010", "00001010", "00001010", "00001010", "00001010", "00001010", "00001010", "00001010", "00001010", "00001010", "00001010", "00001010", "00001010", "00001010", "00001010", "00001010", "00001010", "01000001", "01000000", "00000101", "11000101", "01000010", "01000010", "01000010", "11000010", "01000010", "11000010", "11000010", "11000010", "11000010", "11000010", "11000010", "11000010", "11000010", "11000010", "01000011", "1100011", "1100011", "1100011", "1100011", "1100011", "1100011", "1100011", "1100011", "1100011", "1100011", "1100011", "1100011", "1100011", "1100011", "1100011", "1100011", "1100011", "1100011", "1100011", "1100011", "1100011", "1100011", "1100011", "1100011", "1100011", "1100011", "1100011", "1100011", "1100011", "1100011", "1100011", "1100011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "11000011", "110000
43
44
45
46
47
48
49
                 "10111011", "01101011", "11010110", "10110001", "01111111", "11111110", "11100001",
50
               51
52
53
54
55
56
57
58
59
60
               "10110111", "01110011", "11100110", "1010001", "10111111", "01100011", "11000110", "10010001",
"00111111", "0111110001", "11111111", "11100011", "11011011", "10110011", "01110111",
"10110101", "011100010", "111111111", "11100011", "0110111", "01010111", "1001011", "10010110",
"00110001", "01010111", "10101110", "01000010", "00011011", "0011001", "01100100",
"10100101", "01010111", "10101110", "01000011", "10000010", "00011001", "0011001", "01100100",
"111001000", "10011011", "10100111", "0001110", "0001100", "00011000", "01110000",
"11100000", "1011101", "10100111", "01010011", "10100110", "01010001", "01010010", "01010010",
"101001000", "1011101", "10100111", "01010011", "10101110", "10100011", "0010100", "01011000", "0011000", "01011000", "01011000", "01011000", "01011000", "0101100", "0101100", "0101100", "01011000", "01011000", "01011000", "01011000", "01011000", "01011000", "01011000", "01011000", "01011000", "01011000", "01011000", "01011000", "01011000", "01011000", "01011000", "01011000", "01011000", "01011000", "01011000", "01011000", "01011000", "01011000", "01011000", "01011000", "01011000", "01011000", "01011000", "01010100", "01010100", "01010100", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "010100100", "010100100", "010100100", "01001000", "010010000", "010010000", "010100100", "010100100", "010100100", "010100100", "010100100", "010100100", "010100100", "010100100", "0101001000", "010100100", "0111011", "01010010", "010100100", "0111011", "01010100", "010100100", "010100100", "01010010", "01010010", "01010010", "01010010", "0111011", "111011", "111011", "111011", "11101", "111011", "111011", "111011", "111011", "111011", "111011", "1110101", "111011", "111011", "111011", "111011", "111011", "111011", "111011", "111011", "111011", "111011", "111011", "111011", "111011", "111011", "111011", "1110011", "111011", "111011", "111011", "111011", "11100
61
62
63
64
65
66
 67
68
                "01001011","01010110","10101100","01100101","100011010","000011001","000010010","000010010","000010010","001010010",
"01001000","10010000","00111101","1100101","11110100","111101011","111101011",
"11110011","11111011","11101011","11001011","100001011","00001011","00010110","00101010",
"01011000","10110000","01111101","11111010","11101001","11001111","10000011","
"000011011","00110110","01101100","11011000","10101101","01000111","10000110",");
69
70
71
72
73
                constant q: Galois Field element:="11010110"; --set the 3rd root of unity
74
                constant q2: Galois Field element:="11010111"; --square of the 3rd root of unity
75
                                                      -data signals
76
                signal syndrome,syndrome_p:std_logic_vector (239 downto 0);
77
                signal counter,counter_p: integer:=0;
78
                signal intS,intS_p: intS_type; --intermediate syndromes. two-dimensional vector
79
                signal intEP: intEP type; --intermediate error present, the size is consistent to intS and intS p
80
                signal DFTout: FT type;
81
                                              ---control signals-
                signal state,state_p: state_type;
82
83
                signal error_present,error_present_p:std_logic;
                signal initialize, initialize_p:std_logic;
84
85
                signal countEn, countEn_p:std_logic;
86
                signal countRst,countRst_p:std_logic;
87
                signal xferSyn,xferSyn_p: std_logic;
                signal DoCalc,DoCalc_p: std_logic;
88
89
```

Figure 4–30: Signal declaration of syndrome component.

162	Begin
163	register update
164	<pre>process(clk)</pre>
165	begin
166	if (clk'event and clk='l') then
167	if (reset='l') then
168	<pre>xferSyn_p<='0';</pre>
169	<pre>initialize_p<='0';</pre>
170	DoCalc_p<='0';
171	<pre>countRst_p<='l';</pre>
172	countEn_p<='0';
173	<pre>state_p<= Idle ;</pre>
174	counter_p<=0;
175	for i in 0 to p-1 loop
176	for j in 0 to (L-1) loop
177	<pre>intS_p(i)(j)<=zero;</pre>
178	end loop;
179	- end loop;
180	<pre>syndrome_p<=(others=>'0');</pre>
181	<pre>- error_present_p<='0';</pre>
182	else else
183	<pre>xferSyn_p<=xferSyn;</pre>
184	<pre>initialize_p<=initialize;</pre>
185	DoCalc_p<=DoCalc;
186	countRst_p<=countRst;
187	countEn_p<=countEn;
188	<pre>state_p<= state ;</pre>
189	counter_p<=counter;
190	<pre>intS_p<=intS;</pre>
191	syndrome_p<=syndrome;
192	error_present_p<=error_present;
193	- end if;
194	end if;
195	end process;

Figure 4–31: Register update of syndrome component.

n/p = 85 clock cycles, the calculation process is finished, the control signal "**xferSyn**" is up and the state turns to "**OutputReady**" where all intermediate syndromes are ready to be organized into a single syndrome vector. One clock cycle later, the state goes to "**Idle**" automatically.

Figure 4–33 shows the counter behavior. As usual, the counter only counts when "**countEn_p**" is high.

Figure 4–34 shows all other combinational logic processes for data signals. "**DFTout**" is acquired by applying Fourier transform on the input received-words. Each intermediate syndrome is calculated using a conventional recursive multiplication shown in Figure 4–35 and it follows the formula given in Step 3 of Section 3.2.2. Each "**intEP**" suggests if the intermediate syndrome at the same index is a zero. For the final output, "**syndrome**" and "**error-present**" are both generated by connecting all the corresponding intermediate data signals and one clock cycle later, these values are passed

196	finite state machine
197	<pre>process(state p,input strobe)</pre>
198	begin
199	ase state p is
200	when Idle =>
201	if (input strobe=']') then
202	vferSun<='0':
203	initialize/='l'
204	DoCalc<=!0!:
205	countBat/=101:
205	countRst v v
200	countEnt-1,
207	State-Initialization;
208	
209	xrersyn<="0";
210	initialize<='0';
211	DoCalc<='0';
212	countRst<='l';
213	countEn<='0';
214	<pre>state<=Idle;</pre>
215	end if;
216	
217	when Initialization =>
218	<pre>xferSyn<='0';</pre>
219	<pre>initialize<='0';</pre>
220	DoCalc<='l';
221	countRst<='0';
222	countEn<='l';
223	<pre>state<=Calculation;</pre>
224	
225	when Calculation=>
226	if (counter_p=m-1) then
227	initialize<='0';
228	<pre>xferSyn<='1';</pre>
229	DoCalc<='0';
230	countRst<='l';
231	countEn<='0';
232	<pre>state<=OutputReady;</pre>
233	- else
234	xferSvn<='0';
235	initialize<='0';
236	DoCalc<='l';
237	countRst<='0';
238	countEn<='1';
239	<pre>state<=Calculation;</pre>
240	end if:
241	
242	when OutputReady =>
243	xferSvn<='0';
244	initialize<='0';
245	DoCalc<='0';
246	countBst<='l':
247	countEn<='0':
248	state<=Idle:
249	Souder Ture,
250	when others=>
251	vfarSunz=101.
251	initialize/=!0!:
252	
200	pocalet-vv;
254	COULTERSUS-101
255	COUNTER<= 'U';
256	state<=101e;
257	end case;
258	rena process;

Figure 4–32: Finite State Machine of syndrome component.

```
260
     process(countRst p,countEn p,counter p)
261
      begin
262
          if(countRst_p='1')then --reset when reset='1' (not '0'!!).
     É
263
             counter<=0;
          elsif (countEn_p='l') then
264
     Ξ
265
             counter <= counter p+1;
266
     Ξ
          else
267
             counter<=0;
268
          end if;
269
       end process;
```

Figure 4–33: Counter process of syndrome component.

to "**syndrome_out**" and "**error_present_out**". Besides, "**synd_calc_done**" which indicates the end of syndrome calculations and activates the Berlekamp-Massey algorithm, is a copy of "**xferSyn_p**" and only up for one clock as well.

LowLatRSdec_n255k225_p3_bm.vhd. Figure 4–36 shows the port declaration. "synd_calc_done" is the input control signal indicating that the syndrome calculations have been done. When it is equal to 1, Berlekamp-Massey algorithm is activated. "error_present" is an input signal generated from last component and indicating if there is any error in the received-words. "syndrome" is a 240-bit input vector containing all syndromes calculated from last component. There are three outputs: an error-locator polynomial denoted as "lambda_poly", an error-evaluator polynomial denote as "omega_poly" and a control signal "startChien_p" which indicates the end of Berlekamp-Massey algorithm and activates the next decoding process: modified Chien search.

Figure 4–37 shows the signal declaration. "**keepOldL**" is a control signal standing for the condition $\Delta^{(k+1)} \neq 0$ and $2L^{(k)} \leq k$. The number of elements insides "**Omega_p**" and "**Ax_p**" are all 16 instead of 15 because the zero-index element is taken as the coefficient associated with x^{-1} . "**SReg_p**" is a set of register storing syndrome values. Its size is 1.5 times of the number



Figure 4–34: Combinator logic of syndrome component.



Figure 4–35: Recursive Multiplication Block.

of syndromes, because 15 extra slots need to be left in advance for backshift of syndrome values according to the formula $\Delta^{(k+1)} = \sum_{j=0}^{L^{(k)}} \sigma_j^{(k)} S_{k-j}$. "Convolution_Term", "Convolution_term_multiplier and "post_convol

1	library ieee;
2	use ieee.std_logic_ll64.all;
3	use ieee.std_logic_unsigned.all;
4	entity LowLatRSdec_n255k225_p3_bm is
5	<pre>port (reset: in std_logic;</pre>
6	clk: in std_logic;
7	synd_calc_done: in std_logic;
8	error_present:in std_logic;
9	syndrome: in std_logic_vector (239 downto 0);30*8=240
10	lambda_poly:out std_logic_vector(127 downto 0);error locator polynomial 16*8=128
11	omega_poly: out std_logic_vector(119 downto 0);error evaluator polynomial 15*8=120
12	<pre>startChien_p: out std_logic);</pre>
13	Lend;

Figure 4–36: Port declaration of BM component.

ution_term" are three supporting vectors for computing "Delta". More de-

tails are introduced in later paragraphs.

<pre>18basic parameters</pre>	17 [architecture RTL of LowLatRSdec_n255k225_p3_bm is						
<pre>19 constant GFPower: integer:=8; 20 constant N: integer:=255; 21 constant errCap: integer:=15;error-correction 22 constant R: integer:=30; 23pre-defined useful types</pre>	18	basic parameters						
<pre>20 constant N: integer:=255; 21 constant errCap: integer :=15;error-correction 22 constant R: integer:=30; 33</pre>	19	<pre>constant GFPower: integer:=8;</pre>						
<pre>21 constant errCap: integer :=15;error-correction 22 constant R: integer:=30; 23</pre>	20	<pre>constant N: integer:=255;</pre>						
<pre>22 constant R: integer:=30; 23</pre>	21	constant errCap: integer :=15;error-correction						
<pre>23 23 24 24 25 25 26 27 27 28 29 29 29 29 29 29 29 29 29 29 29 29 29</pre>	22	<pre>constant R: integer:=30;</pre>						
<pre>24 subtype Galois_Field_element is std_logic_vector((GFPower-1) downto 0); 25 type SRegType is array (0 to (3*errCap-1)) of Galois_Field_element; 26 type PolylType is array(0 to errCap) of Galois_Field_element; 27 type PolylType is array(0 to 2*errCap) of Galois_Field_element; 28 type PolylType is array(0 to 2*errCap) of Galois_Field_element; 29 type PolylType is array(0 to 2*errCap) of Galois_Field_element; 20 type PolylType is array(0 to 2*errCap) of Galois_Field_element; 29 type PolylType is array(0 to 2*errCap) of Galois_Field_element; 20 type PolylType is array(0 type PolylType is array(0 to 2*errCap) of Galois_Field_element; 20 type PolylType is array(0 type PolylType is ar</pre>	23	pre-defined useful types						
<pre>25 type SRegType is array (0 to (3*errCap-1)) of Galois_Field_element; 26 type FolylType is array(0 to errCap) of Galois_Field_element; 27 type PolylType is array(0 to 2*errCap) of Galois_Field_element; 28 type PolylType is array(0 to 2*errCap) of Galois_Field_element;</pre>	24	<pre>subtype Galois_Field_element is std_logic_vector((GFPower-1) downto 0);</pre>						
26 type PolylType is array(0 to errCap) of Galois Field element;	25	type SRegType is array (0 to (3*errCap-1)) of Galois Field element;						
27 tume Poly2Tyme is array(0 to 2%errCap) of Galois Field element;	26	<pre>type PolylType is array(0 to errCap) of Galois_Field_element;</pre>						
symptotypitype is allay (o to 2"ericap) of Galois_field_element;	27	type Poly2Type is array(0 to 2*errCap) of Galois_Field_element;						
28 type Poly3Type is array(1 to errCap) of Galois Field element;	28	type Poly3Type is array(1 to errCap) of Galois_Field_element;						
<pre>29 type state_type is (Idle,Initialization,Update);</pre>	29	<pre>type state_type is (Idle,Initialization,Update);</pre>						
30constants	30	constants						
31 constant zero: Galois_Field_element :="00000000";	31	<pre>constant zero: Galois_Field_element :="00000000";</pre>						
<pre>32 constant one: Galois_Field_element :="00000001";</pre>	32	constant one: Galois_Field_element :="00000001";						
33control signals	33	control signals						
34 signal startChien: std_logic;	34	signal startChien: std_logic;						
35 signal state, state_p: state_type;	35	<pre>signal state_p: state_type;</pre>						
<pre>36 signal initialize,initialize_p: std_logic;</pre>	36	signal initialize, initialize_p: std_logic;						
<pre>37 signal storeNewPolys,storeNewPolys_p: std_logic;</pre>	37	signal storeNewPolys, storeNewPolys_p: std_logic;						
<pre>38 signal countEn_p:std_logic;</pre>	38	signal countEn,countEn_p:std_logic;						
<pre>39 signal KeepOldL:std_logic; = if \$\Delta^{(k+1)} \neq 0 \text{ and } 2L^{(k)}\leq k\$ is true</pre>	39	<pre>signal KeepOldL:std_logic; = if \$\Delta^{(k+1)} \neq 0 \text{ and } 2L^{(k)}\leq k\$ is true</pre>						
40data signals	40	data signals						
<pre>41 signal counter,counter_p:std_logic_vector(7 downto 0);</pre>	41	<pre>signal counter_p:std_logic_vector(7 downto 0);</pre>						
42 signal SReg,SReg_p: SRegType;syndrome register	42	signal SReg,SReg_p: SRegType;syndrome register						
43 signal Delta:Galois_Field_element;	43	signal Delta:Galois_Field_element;						
44 signal Convolution_Term: PolylType;	44	signal Convolution_Term: PolyIType;						
<pre>45 signal Convolution_term_multiplier: std_logic_vector(errCap downto 0);</pre>	45	<pre>signal Convolution_term_multiplier: std_logic_vector(errCap downto 0);</pre>						
46 signal post_convolution_term: polylType;	46	<pre>signal post_convolution_term: polylType;</pre>						
47 signal L,L_p:std_logic_vector (7 downto 0);maximum L=15	47	<pre>signal L,L_p:std_logic_vector (7 downto 0);maximum L=15</pre>						
48 signal TwoL:std_logic_vector(7 downto 0);maximum 2L=30	48	signal TwoL:std_logic_vector(7 downto 0);maximum 2L=30						
49 signal Bx,Bx_p: PolylType;coefficient set of error-locater supporting polynomial	49	signal Bx,Bx_p: PolylType;coefficient set of error-locater supporting polynomial						
50 signal lambda,lambda_p: PolylType;coefficient set of error-locater polynomial	50	signal lambda,lambda_p: PolylType;coefficient set of error-locater polynomial						
51 signal xDeltaBx: Poly3Type; = x*Delta*B(x)	51	signal xDeltaBx: Poly3Type; = x*Delta*B(x)						
52 signal Omega,Omega_p: PolylType;coefficient set of error-evaluator polynomial	52	<pre>signal Omega,Omega_p: PolylType;coefficient set of error-evaluator polynomial</pre>						
53 signal Ax,Ax_p: PolylType;coefficient set of error-evaluator supporting polynomial	53	signal Ax,Ax_p: PolylType;coefficient set of error-evaluator supporting polynomial						
54 signal xDeltaAx: Poly3Type; = x*Delta*A(x)	54	<pre>signal xDeltaAx: Poly3Type; = x*Delta*A(x)</pre>						

Figure 4–37: Signal declaration of BM component.

For function definitions, as addition, multiplication and inversion have been given in the previous section, the VHDL codes are not shown here again. There are two new functions shown in Figure 4–38. "is_not_0" is a function to check if a 8-bit vector is zero. "convolution_term_mul" is a multiplication function between a 8-bit vector and another single bit.

```
=function is not 0 (a: in Galois Field element) return std logic is variable d: std logic;
253
     -
begin
254
255
          d:=a(0) or a(1) or a(2) or a(3) or a(4) or a(5) or a(6) or a(7);
256
          return d;
257
       end is not 0;
258
259
     function convolution_term_mul (a: in Galois_Field_element; c:in std_logic)
260
                    return Galois Field element is variable d: Galois Field element;
261
     begin
262
          d(0):=a(0) and c;
263
          d(1):=a(1) and c;
264
          d(2):=a(2) and c;
265
          d(3):=a(3) and c;
266
          d(4):=a(4) and c;
267
          d(5):=a(5) and c:
268
          d(6):=a(6) and c;
269
          d(7):=a(7) and c;
270
          return d;
271
       end convolution term mul;
```

Figure 4–38: Newly defined functions of BM component.

Figure 4–39 shows the register update. At each clock's rising edge, all register signals go to zero, when "**reset**" is high. Otherwise, the register signals are updated to their combinational logic counter parts.

Figure 4–40 shows the finite state machine. When all syndromes are calculated from the last component, "synd_calc_done" turns up. Then "initialize" goes to 1 and the state transfers from "Idle" to "Initialization". If "error_p resent" is 0, which means there are no error in the received-words, then "startChien" turns to 1 and the state goes back to "Idle". Otherwise, "storeNewPolys" and "countEn" become 1 and the state goes to "Update". During this state, calculation iterations are under progress and the counter keeps counting. When "counter_p" reaches r = 30, "startChien" is up which indicates the calculation process is finished and the states goes to "Idle".

Figure 4–41 shows the counter behavior. As usual, the counter counts only when "**countEn_p**" is 1.

Figure 4–42 shows the calculation process of "**Delta**". In initialization state, 30 syndromes are assigned to the last 30 elements of "**SReg**". While the first 15 elements are assigned to zero. When "**storeNowPolys_p**" is equal to 1, at every clock cycle, the elements of "**SReg**" shift back by one position.

273	begin						
274	register update						
275							
276	begin						
277	if (clk'event and clk='1') then						
278	if (reset='1') then						
279	initialize_p<='0';						
280	storeNewPolys_p<='0';						
281	<pre>startChien_p<='0';</pre>						
282	countEn_p<='0';						
283	state_p<= Idle ;						
284	for i in 0 to (3*errCap-1) loop						
285	<pre>SReg_p(i) <=zero;</pre>						
286	- end loop;						
287	L_p<=(others=>'0');						
288	<pre>counter_p<=(others=>'0');</pre>						
289	for i in 0 to errCap loop						
290	<pre>Bx_p(i) <= (others=>'0');</pre>						
291	- end loop;						
292	for i in 0 to errCap loop						
293	lambda_p(i) <= (others=>'0');						
294	- end loop;						
295	for i in 0 to errCap loop						
296	Ax_p(i) <= (others=>'0');						
297	end loop;						
298	for i in 0 to errCap loop						
299	$omega_p(i) \le (others => 0);$						
300	end loop;						
301	else else						
302	initialize_p<=initialize;						
303	storeNewPolys_p<=storeNewPolys;						
304	<pre>startChien_p<=startChien;</pre>						
305	countEn_p<=countEn;						
306	state_p<=state;						
307	SReg_p<=SReg;						
308	L_p<=L;						
309	counter_p<=counter;						
310	Bx_p<=Bx;						
311	lambda,p<=lambda;						
312	Ax_p<=Ax;						
313	omega_p<=omega;						
314	end 11;						
315	end 11;						
316	end process;						

Figure 4–39: Register update of BM component.

The elements are multiplied with the error-locator polynomial following the formula $\sigma_j^{(k)} \cdot S_{k-j}$. Then the case statement based "**L**_**p**" and the calculation process of "**post_convolution_term**" determine every term of the formula $\sum_{j=0}^{L^{(k)}} \sigma_j^{(k)} S_{k-j}$. Finally, "**Delta**" is obtained by adding these terms together.

Figure 4–43 shows the update of error-locator polynomial. $\Delta^{(k+1)} \cdot B^{(k)}(x) \cdot x$ is first calculated as "**xDeltaBx**". Then the new error-locator polynomial is computed following the formula $\sigma^{(k+1)}(x) = \sigma^{(k)}(x) - \Delta^{(k+1)} \cdot B^{(k)}(x) \cdot x$.

Figure 4–44 shows the update of error-evaluator polynomial. The process follows the same style as an error-locator polynomial.

217	finite state medine
317	illite state machine
210	brocess(state_p, synd_cate_done, error_present, counter_p)
319	begin
320	
321	when falle ->
322	in (synd carc done-1)) then
323	
324	storenewpolys0;
325	startchien<='0';
320	
327	F state<= initialization;
328	
329	
330	storenewpolys0;
331	startchien<='0';
332	
224	state-full;
225	end II;
335	
227	when initialization ->
220	initialization
220	
340	storeneworys- 0,
241	searchien () (
242	
242	
344	
345	etoraNeuPolvez=11:
346	startChing=101.
347	
348	state/= Indate.
349	end if.
350	
351	when Undate=>
352	\square if (counter p="011101") then30-1=29=011101
353	initialize<='0':
354	storeNewPolvs<='0';
355	<pre>startChien<='l';</pre>
356	<pre>countEn<='0';</pre>
357	state<= Idle:
358	else
359	initialize<='0';
360	<pre>storeNewPolys<='l';</pre>
361	<pre>startChien<='0';</pre>
362	<pre>countEn<='1';</pre>
363	<pre>state<= Update;</pre>
364	end if;
365	
366	when others=>
367	<pre>initialize<='0';</pre>
368	<pre>storeNewPolys<='0';</pre>
369	<pre>startChien<='0';</pre>
370	countEn<='0';
371	<pre>state<= Idle;</pre>
372	- end case;
373	-end process;

Figure 4–40: Finite state machine of BM component.

Figure 4–45 shows the update of the order of error-locator polynomial "**L**", the error-locator supporting polynomial "**Bx**", and the error-evaluator supporting polynomial "**Ax**".

374	counter behavior
375	process (initialize p, countEn p, counter p)
376	begin
377	if (initialize_p='l') then
378	<pre>counter<=(others=>'0');</pre>
379	elsif(countEn_p='l') then
380	- counter<=counter_p+1;
381	else
382	<pre>counter<=(others=>'0');</pre>
383	- end if;
384	-end process;
005	

Figure 4–41: Counter behavior of BM component.

Figure 4–46 shows the final output process. The error-locator polynomial "lambda_poly" is acquired by connecting every element of the signal "lambda_p". The error-evaluator polynomial "omega_poly" is obtained by connecting every element except the first one of the signal "omega_p", because the element with zero index is taken as the coefficient associated with x^{-1} , which is mentioned in signal declaration.

LowLatRSdec_n255k225_p3_chienNcorrect.vhd. Figure 4–47 shows the port declaration. Besides the error-locator polynomial "lambda_poly" and the error-evaluator polynomial "omega_poly", "startChien" is another input to activate the processes of this component. Notice that this component records the received-words when they enter the decoder and the purpose is to reuse them for error correction and output generation. There are three outputs: "dec_done_p" which indicates the end of decoding algorithm, "output_strobe" which indicates the first correction-word output is ready, and "data_out_p" which is the correction-word output. With p = 3, three correction-words are generated at one clock.

Figure 4–48 shows the signal declaration. The figure does not include the constants: "zero", "one" and "alpha", because they are also defined in the syndrome component. For the basic parameters, "lamLength", "derLemLength" and "omeLength" are the number of coefficients in the error-locator polynomial, the derivative of error-locator polynomial, and the error-evaluator

```
385
                            ----calculation of Delta-
386
      process(initialize_p,SReg_p,storeNewPolys_p,syndrome)
387
        begin
           SReg<=SReg_p;
388
           if (initialize p='l') then
389
390
               for i in 0 to (errCap-1) loop
391
                  SReg(i)<=zero;</pre>
392
               end loop;
393
      Ė
               for i in 0 to (2*errCap-1) loop
394
                  SReg(i+errCap)<=syndrome (((((i+1)*GFPower)-1) downto (i*GFPower));</pre>
395
               end loop;
           elsif (storeNewPolys_p='1') then
for i in 0 to (3*errCap-2) loop
396
      Ė
397
      Ξ
398
                  SReg(i) <=SReg_p(i+1); --shift back</pre>
399
               end loop;
400
                  SReg(3*errCap-1)<=zero;</pre>
401
           end if:
        end process;
402
403
404
405
      process (SReg_p,lambda_p)
       begin
406
      Ė
          for i in 0 to errCap loop
407
              convolution_Term(i) <=mul(SReg_p(errCap-i),lambda_p(i));</pre>
408
           end loop;
409
410
        end process;
411
      process(L_p)
      begin
cas
412
413
           case L p is
414
                    "00000000" => --maximum L=15
               when
                  Convolution_term_multiplier<="00000000000000000"; --there are 16 iterms in Bx
415
416
               when "00000001" =>
417
418
               Convolution_term_multiplier<="0000000000000011"; when "000000010" =>
419
                  Convolution_term_multiplier<="0000000000000111";
420
               when "00000011"
                                 =>
421
                  Convolution_term_multiplier<="0000000000001111";
422
423
               when "00000100" =>
                  Convolution_term_multiplier<="0000000000011111";
424
               when "00000101"
               Convolution_term_multiplier<="000000000011111"; when "00000110" =>
425
426
427
428
                  Convolution_term_multiplier<="0000000001111111";
               when "00000111"
                                 =>
429
                  Convolution_term_multiplier<="0000000011111111";
430
431
               when "00001000"
                                 =>
                  Convolution_term_multiplier<="0000000111111111";
               when "00001001" =>
432
               Convolution term_multiplier<="000000111111111"; when "00001010" =>
433
434
               Convolution_term_multiplier<="000001111111111"; when "00001011" =>
435
436
437
                  Convolution_term_multiplier<="0000111111111111";
438
               when "00001100"
                                 =
439
                  Convolution_term_multiplier<="0001111111111111";
440
               when "00001101" =>
                  Convolution_term_multiplier<="0011111111111111";
441
442
               when "00001110" =>
443
444
                  Convolution_term_multiplier<="01111111111111111";
               when "00001111
445
                  Convolution_term_multiplier<="1111111111111111";
446
447
               when others =>
                  Convolution_term_multiplier<="1111111111111111";
448
449
450
           end case;
        end process;
451
452
      Pprocess (Convolution term multiplier, convolution Term)
       begin
          for i in 0 to errCap loop
453
454
      Ė.
              post_convolution_term(i) <= convolution_term_mul(convolution_Term(i), Convolution_term_multiplier(i));</pre>
455
456
457
           end loop;
        end process;
458
459
      process(post_convolution_term)
      begin
      460
           Delta<=add(post_convolution_term(0), add(post_convolution_term(1), add(post_convolution_term(2),
461
462
                      add(post_convolution_term(3), add(post_convolution_term(4), add(post_convolution_term(5),
add(post_convolution_term(6), add(post_convolution_term(7), add(post_convolution_term(8),
463
      Ξ
                      add(post_convolution_term(9), add(post_convolution_term(10), add(post_convolution_term(11),
                     add(post_convolution_term(12),add(post_convolution_term(13),add(post_convolution_term(14),
post_convolution_term(15)))))))))));
464
      Ð
465
       end process;
466
```

Figure 4–42: Delta calculation of BM component.

```
467
                       ----deltaB(x)x-----
468
     process (Delta, Bx p)
469
470
      begin
471
     Ġ
          for i in 1 to errCap loop
472
             xDeltaBx(i) <= mul(Delta, Bx_p(i-1));</pre>
           end loop;
473
474
       end process;
475
                          --update of error-locater polvnomial--
476
     process(initialize p,error present,storeNewPolys p,xDeltaBx,lambda p)
477
       begin
478
          lambda<=lambda_p;</pre>
479
     Ė
           if (initialize_p='l' or error_present='0') then
              for i in 1 to errCap loop
480
     ē
481
                 lambda(i)<=(others=>'0');
482
              end loop:
483
              lambda(0)<=one;</pre>
484
          elsif (storeNewPolys p='1') then
     Ŕ
             for i in 1 to errCap loop
485
     \square
486
                lambda(i) <= add(lambda_p(i), xDeltaBx(i));</pre>
487
             end loop;
488
          end if;
489
       end process;
```

Figure 4–43: Update of error-locator polynomial of BM component.



Figure 4–44: Update of error-evaluator polynomial of BM component.

polynomial, respectively. "chienLength" refers to the number of coefficients used in the Chien search. It should be equal to "lamLength", but in order to simplify the codes, it is forced to be divisible by p = 3 by adding zero coefficients. Therefore, the "chienLength" is 18 instead of 16 in this case. For the data-signal part, the signals with suffix "_product" refer to the single-term multiplication in the process of polynomial evaluations. The signals with suffix "_sum" refer to the final results of corresponding polynomial evaluations. The specific structures are shown in Figure 4–49, 4–50 and

514 --update of Lprocess(initialize_p,storeNewPolys_p,counter_p,keepOldL,L_p) 515 begin 516 L<=L p; 517 þ if (initialize_p='l') then 518 519 L<=(others=>'0'); 520 521 Ė elsif (storeNewPolys_p='l')then if (keepOldL='0') then
 L<=counter_p+1-L_p;</pre> Ð 522 523 end if; 524 525 end if: end process; 526 527 twoL<=L p(6 downto 0)&'0'; 528 529 process(twoL, counter p, Delta) 530 begin 531 ė if((twoL>counter_p) or (is_not_0(Delta)='0')) then ł 532 keepOldL<='l';</pre> 533 else 534 keepOldL<='0';</pre> 535 end if; 536 end process; 537 538 -update of B(x)---539 process(initialize_p,storeNewPolys_p,keepOldL,lambda_p,Delta,Bx_p) 540 begin Bx< 541 Bx<=Bx_p; 542 Ė if (initialize_p='l') then 543 544 Bx(0)<=one; for i in 1 to errCap loop 545 Bx(i)<=zero;</pre> 546 end loop; 547 548 elsif (storeNewPolys_p='1') then if (keepOldL='1') then for i in 1 to errCap loop 549 550 551 Bx(i) <= Bx_p(i-1);
end loop;</pre> 552 Bx(0)<=zero; 553 else 554 555 Ξ for i in 0 to errCap loop Bx(i) <=mul(lambda_p(i),inv(Delta));</pre> 556 end loop; 557 end if; 558 559 end if; end process; 560 561 -----update of A(x)-562 Process(Ax_p,initialize_p,storeNewPolys_p,omega_p,Delta,keepOldL) 563 begin Ax< Ax<=Ax_p; 564 565 if (initialize_p='l') then for i in 1 to errCap loop
Ax(i)<=zero;</pre> 566 Ð 567 end loop; 568 569 570 $Ax(0) \leq one;$ elsif (storeNewPolys_p='1') then if (keepOldL='l') then for i in 1 to errCap loop 571 572 Ξ 573 574 Ax(i)<=Ax_p(i-1);</pre> end loop; 575 Ax(0)<=zero; 576 else 577 Ξ for i in 0 to errCap loop 578 Ax(i) <= mul(omega_p(i), inv(Delta));</pre> end loop; 579 580 end if; end if; 581 end process; 582

Figure 4–45: Update of other supporting signals of BM component.

4–51. "**DR_counter**" is an inner counter for data recording process. While "**counter**" is the formal counter for the subject component. For the controlsignal part, when "**xferdata**" is 1, the decoder output a vector containing

Figure 4–46: Final output of BM component.

```
1
      library ieee;
2
      use ieee.std_logic_l164.all;
3
      use ieee.std logic unsigned.all;
4
5
    entity LowLatRSdec n255k225 p3 chienNcorrect is
    port (reset: in std logic;
6
7
8
         clk: in std logic;
         data_input_strobe:in std_logic;
9
         startChien: in std_logic;
10
         omega_poly: in std_logic_vector(119 downto 0);
11
         lambda_poly: in std_logic_vector(127 downto 0);
12
         data_in:in std_logic_vector(23 downto 0);
13
         dec done p:out std logic;
14
         output strobe:out std logic:
15
         data out p:out std logic vector(23 downto 0));
16
      end:
```

Figure 4–47: Port declaration of Chien search and correction component.

three correction-words at each clock. More details and explanation can be found in the figures.

For functions declaration, as addition, multiplication, inversion, and IDFT have been covered already in the previous section, they are not shown here again.

Figure 4–52 shows the register update. Same as before, at each clock's rising edge, all register signals go to zero, when "**reset**" is high. Otherwise, the register signals are updated to their combinational logic counterparts.

Figure 4–53 shows the finite state machine. There are five states. When "data_input_strobe" is up, "recorddata" becomes 1 which enables copying the input received-words, and the state goes from "Idle" to "DataRecording". The data recording process finishes when the inner counter "DR_counter" reach m - 1 = 84, because all received-words enters in 85 clock cycles. Then the state is back to "Idle". When "startChien" turns to 1, "initialize" is up to set up all signals and the state goes to "Initialization". The

```
18
     architecture RTL of LowLatRSdec n255k225 p3 chienNcorrect is
19
                  -basic parameters-
20
       constant GFPower: integer:=8;--to define GF(2^8)
21
       constant N: integer:=255; --codeword length
22
23
24
25
26
27
28
29
       constant K: integer:=225; --message word length
       constant R: integer:=30; --parity bits length =255-225
       constant errCap: integer:=R/2; --error-correction capacity
       constant m: integer:=85; --m=N/p=255/3=85
       constant t: integer:=75; --t=K/p=225/3=75
       constant L: integer:=10; --L=R/p=30/3=10
       constant p: integer:=3;--speed-up coefficient
       constant lamLength: integer:=16;
30
31
32
33
       constant derLamLength: integer:=8;
       constant omeLength: integer:=15;
      constant chienLength: integer:=18;
     --the real value for chienLength is 16,
34
      --but force it to be divisible by p=3 for simplify VHDL codes
\begin{array}{r} 35\\ 36\\ 37\\ 38\\ 40\\ 41\\ 42\\ 43\\ 44\\ 45\\ 46\\ 47\\ 50\\ 51\\ 52\\ 53\\ 54\\ 55\end{array}
                        -pre-defined useful types-
      subtype Galois Field element is std logic vector((GFPower-1) downto 0);
type alpha type is array (0 to 254) of Galois Field element;
       type state_type is (Idle, DataRecording, Initialization, Calculation, WrapUp);
      type FTout type is array (0 to (p-1)) of Galois Field element;
type data_delay_type is array (m-1 downto 0) of std_logic_vector(p*GFPower-1 downto 0);
       type chienProd type is array (0 to ChienLength-1) of Galois Field element;
       type dLambProd_subtype is array (0 to derLamLength-1) of Galois_Field_element;
       type omegProd_subtype is array (0 to omeLength-1) of Galois_Field_element;
       type dLambProd_type is array (0 to p-1) of dLambProd_subtype;
       type omegProd type is array (0 to p-1) of omegProd subtype;
       type ChienSum type is array (0 to p-1) of Galois Field element;
       type dLambSum_type is array (0 to p-1) of Galois_Field_element;
       type omegSum_type is array (0 to p-1) of Galois_Field_element;
       type correction_type is array (0 to p-1) of Galois_Field_element;
       type u type is array (0 to LamLength-1) of Galois Field element;
       type v_type is array (0 to omeLength-1) of Galois_Field_element;
                          ---data signals--
      signal data delay, data delay p: data delay type;
         record the received words for later chien search and correction process.
56
57
58
59
       signal data_out_int,data_out_int_p:data_delay_type;
       signal dec_done: std_logic;
       signal data out: std logic vector(GFPower*p-1 downto 0);
       signal DR_counter,DR_counter_p:integer range 0 to m:=0; --counter for recording the received words
60
61
62
       signal counter,counter_p:integer range 0 to m:=0;--counter for chien search and correction process
       signal FTout: FTout_type; --fourier transform results using in chien search
       signal u:u type: --- vector containing all coefficient of error-locator polynomial
63
       signal v:v_type; --a vector containing all coefficient of error-evaluator polynomial
         each product represents a term evaluation in corresponding polynomial equation
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
       signal chien_product,chien_product_p: ChienProd_type; --for chien search
      signal dLamd_product,dLamb_product_p: dLambProd_type;
--for odd terms of error locator polynomial evaluation
       signal omeg_product,omeg_product_p: omegProd_type;
       -- sum is the polynomial evaluation result
      signal Chien sum:ChienSum type; --sum of chienProds. Basically, it's evaluation of the polynomial
      signal dLamd sum:dLambSum type;
         sum of dLamb_products => evaluation of the odd terms of error-locater polynomial
       signal omeg_sum:omegSum_type;
        -- sum of omeg_products => evaluation of the error-evaluator polynomial
      signal correction:correction type;
     -- equals to error value + received-word
                          --control signals-
       signal state,state_p: state_type;--used in Finite State Machine
      signal initialize, initialize p:std_logic; --to set up signals
signal DoCalc, DoCalc p:std logic; --enable error-location and error-value calculation
81
       signal dec_almost_done,dec_almost_done_p:std_logic;--one clock early than the end of decoding process
82
       signal Detector0En,Detector0En_p:std_logic; --enable zero detection on FTout
       signal recorddata,recorddata_p:std_logic; --record received-words
83
84
       signal countEn, countEn p:std logic; --enable signal for counter
       signal xferdata, xferdata_p:std_logic; -- start output transfer
```

Figure 4–48: Signal declaration of Chien search and correction component.

"Initialization" state lasts only for one clock cycle and turns on "countEn" which enables counter's increment, "DoCalc" which enables calculation, and "Deteror0En" which enables zero detection for the output of IDFT. Meanwhile, the state goes to "Calculation". When "counter_p" reaches m-2 = 83,



Figure 4–49: Evaluation block of the modified Chien search



Figure 4–50: Evaluation block of the odd terms of error-locator polynomial.

"**DoCalc**" turns off and the state enters "**WrapUp**" in which all state control signals goes off except "**dec_almost_done**". After one clock cycle, the state goes back to "**Idle**".

Figure 4–54 shows the data-recording process. While the inner counter "**DR_counter**" counts from 0 to 84, the input received-words are copied by "data_delay".



Figure 4–51: Evaluation block of the error-evaluator polynomial.

Figure 4–55 shows the behavior of formal counter for Chien search and correction process. The counter is reset to zero when the process starts and ends.

Figure 4–56 shows the coefficient extraction of the error-locator polynomial and the error-evaluator polynomial.

Figure 4–57 shows the computation of modified Chien search. The polynomial evaluation is implemented just like the way shown in Figure 4–49 and then it is followed by an inverse Fourier transform.

Figure 4–58 shows the evaluation of the odd terms of the error-locator polynomial following the way in Figure 4–50 and an evaluation of the errorevaluator polynomial follows the way shown in Figure 4–51. Both of these evaluations are used for error-value calculation. Recall Step 6 in Section 3.2.2, the odd terms of the error-locator polynomial is equal to the derivative of error-locator polynomial multiplied by x.

Figure 4–59 shows the correction process. For every three error location checked in one clock, three corresponding correction values are calculated, but

336	register update					
337	<pre></pre>					
338	begin					
339	if (clk'event and clk='l') then					
340	if (reset='l') then					
341	recorddata_p<='0';					
342	initialize p<="0";					
343	countin p<='0';					
245						
346	dec almost dre pr="0"					
347	state n/=Idle:					
348						
349	= for i in 0 to (m-1) loop					
350	$\int data delay p(i) <= (others=>'0');$					
351	end loop;					
352	counter p<=0;					
353	for i in 0 to chienLength-1 loop					
354	Chien_product_p(i) <= (others=>'0');					
355	end loop;					
356	for i in 0 to p-1 loop					
357	for j in 0 to derLamLength-1 loop					
358	<pre>dLamb_product_p(i)(j)<=(others=>'0');</pre>					
359	end loop;					
360	end loop;					
361	for i in 0 to p-1 loop					
362	For j in 0 to omeLength-1 loop					
363	<pre>omeg_product_p(1)(j)<=(others=>'0');</pre>					
364	end loop;					
365						
367	data out int n()(c()(theres)(0));					
368	end loop:					
369	xferdata p<='0';					
370	<pre>data out p<=(others=>'0');</pre>					
371	dec done p<='0';					
372						
373	recorddata_p<=recorddata;					
374	initialize_p<=initialize;					
375	countEn_p<=countEn;					
376	DoCalc_p<=DoCalc;					
377	Detector0En_p<=Detector0En;					
378	dec_almost_done_p<=dec_almost_done;					
379	state_p<=state;					
380	DR counter p<=DR counter;					
202	data_detay_p<-data_detay;					
383	Childright des product:					
384	diamb product product:					
385	omea product p<-onea product.					
386	data out int $p <= data out int;$					
387	xferdata perservation and set					
388	data out p<=data out;					
389	dec done p<=dec done;					
390	end if;					
391	end if;					
392	end process;					
	The second s					

Figure 4–52: Register update of Chien search and correction component.

they are used as intermediate outputs only when the corresponding locations are determined by zero detection for IDFT outputs.

Figure 4–60 shows the final output process of decoder. "**xferdata_p**" is just one-clock delayed "**Detector0En_p**" and when it is 1, "**data_out**", the combinational logic counter part of final output, is assigned three correctionwords at each clock. "**output_strobe**" is a output signal to indicate the start

394	<pre>process(state_p,startChien,data_input_strobe,DR_counter_p,counter_p)</pre>				
395	begin				
396	case state p is				
397	when fall =>				
399					
400	initialize<=1';				
401	countEn<='0';				
402	DoCalc<='0';				
403	Detector0En<='0';				
404	<pre>dec_almost_done<='0';</pre>				
405	<pre>state<=Initialization;</pre>				
406	elsif (data_input_strobe='l') then				
407	recorddata<='l';				
408					
410					
411	Detector0En<='0':				
412	<pre>dec almost done<='0';</pre>				
413	- state<=DataRecording;				
414	else				
415	recorddata<='0';				
416	initialize<='0';				
417	countEn<='0';				
418	DoCalc<='0';				
419	DetectorUEn<='0';				
420	dec almost done<=-0;				
422					
423	when DataRecording =>				
424	= if (DR counter p=(m-1)) then				
425	recorddata<='0';				
426	<pre>initialize<='0';</pre>				
427	countEn<='0';				
428	DoCalc<='0';				
429	Detector0En<='0';				
430	<pre>dec_almost_done<='0';</pre>				
431	<pre>f state<=Idle;</pre>				
432					
434	initialize/ell.				
435					
436	DoCalc<='0':				
437	DetectorOEn<='0';				
438	<pre>dec almost done<='0';</pre>				
439	<pre>state<=DataRecording;</pre>				
440	end if;				
441	when Initialization =>				
442	recorddata<='0';				
443	initialize<='0';				
444	counter<='1';				
445					
447	dec almost done<='0'				
448	state<=Calculation:				
449	when Calculation =>				
450	if (counter p=(m-2)) then				
451	recorddata<='0';				
452	initialize<="0";				
453	<pre>countEn<='l';</pre>				
454	DoCalc<='0';				
455	DetectorUEn<='1';				
456	dec_almost_done<='0';				
458	else				
459	recorddata<='0';				
460	initialize<="0";				
461	<pre>countEn<='l';</pre>				
462	DoCalc<='l';				
463	<pre>Detector0En<='1';</pre>				
464	<pre>dec_almost_done<='0';</pre>				
465	<pre>state<=Calculation;</pre>				
466	end if;				
467	when wrapup =>				
460	initialize=101				
470	countEn<='0':				
471	DoCalc<='0';				
472	Detector0En<='0';				
473	<pre>dec almost done<='1';</pre>				
474	<pre>state<=Idle;</pre>				
475	when others =>				
476	recorddata<='0';				
477	<pre>initialize<='0';</pre>				
478	CountEn<='0';				
480	DetectorOEp/=!0!:				
481	dec almost done<='0':				
482	state<=Idle;				
483	end case;				
484	end process;				
485					

Figure 4–53: Finite state machine of Chien search and correction component.

```
486
                             --data recording process-
487
     process(data input strobe, recorddata p, DR counter p)
488
     begin
         if(data_input_strobe='l') then
489
     Ξ
            DR_counter<=0;
490
         elsif (recorddata_p='l') then
491
     \Box
492
            DR_counter<=DR_counter_p+1;
     Ė
493
         else
494
            DR_counter<=0;
495
          end if;
       end process;
496
497
498
     process(data_delay_p,data_in,recorddata_p,DR_counter_p)
499
      begin
500
          data delav<=data delav p;
         if (recorddata_p='l') then
501
     Ξ
            data_delay(m-1-DR_counter_p)<=data_in;</pre>
502
503
          end if:
504
       end process;
505
```

Figure 4–54: Data recording of Chien search and correction component.

```
506
                                   -counter behavior-
507
     process(counter_p,initialize_p,dec_almost_done_p,countEn_p)
508
      begin
509
     Ξ
          if (initialize_p='1') then
510
      F
             counter<=0;
511
     Ė
         elsif (dec almost done p='l') then
     counter<=0;
elsif (countEn_p='l') then</pre>
512
513
      F
514
             counter<=counter p+1;
515
     Ė
         else
516
            counter<=0;
517
          end if:
518
       end process;
519
```

Figure 4–55: Counter behavior of Chien search and correction component.



Figure 4–56: Coefficient extraction of Chien search and correction component.

of the final correction-words output, whereas "dec_done" is a output signal indicating the end.

LowLatRSdec_n255k225_p3.vhd. Figure 4–61 shows the entire codes for the top file. There are four inputs: the global reset denoted as "reset_n", the clock signal denoted as "clk", the received-words denoted as



Figure 4–57: Modified Chien search of Chien search and correction component.

"data_in" and the decoding activation signal denoted as "input_strobe". There are five outputs: a signal "output_strobe" that suggests the output is ready, the correction-words "data_out" and three component-process-ending indicators: "synd_calc_done_out", "startChien_out" and "dec_done".

The signal and component declaration are both presented. The whole architecture only includes the assignment of three process-ending indicator signals and the three component instantiations connected with each other following the structure shown in Figure 4–28.

4.4.2 Implementations with Speed-Up Coefficient p = 5 and p = 15

Both of low-latency RS(255, 225) decoders with p = 5 and p = 15 follows the same implementation logic and style. In this subsection, only the difference on implementation is listed and discussed. VHDL codes of the different parts are shown in Appendix B.

Syndrome Component. First, as p changes, the size of "data_in" is different, and it is always equal to $(p \cdot GFPower)$. Second, the basic parameters have to be revised based on p. This change actually adjusts most of the parts in this component, correspondingly. Third, DFT function has to be changed



Figure 4–58: Polynomial evaluation of Chien search and correction component.

following the formula $DFTout(i) \equiv \sum_{j=0}^{p-1} \rho^{i \cdot j} L_j$. Forth, the expressions for final outputs "syndrome" and "error_present" have to be changed due to the size change of "intS_p" and "intEP".

Berlekamp-Massey Algorithm Component. As this component is independent on p, nothing needs to be changed.

Chien Search and Correction Component. First, as *p* changes, the sizes of "data_in" and "data_out_p" need to be revised. Both of them

624	correction evaluation by adding error value to delayed message-words
625	process (dLamd_sum, omeg_sum, data_out_int_p, counter_p)
626	begin
627	for i in 0 to p-1 loop
628	correction(i) <= add(mul(inv(dLamd_sum(i)), omeg_sum(i)),
629	<pre>data_out_int_p(m-l-counter_p)((i+l)*GFPower-l downto i*GFPower));</pre>
630	end loop;
631	end process;
632	-
633	define intermediate output
634	<pre> process(data_delay_p,data_out_int_p,initialize_p,DetectorOEn_p,FTout,correction,counter_p) </pre>
635	begin
636	<pre>data_out_int<=data_out_int_p;</pre>
637	if (initialize_p='l') then
638	<pre>data_out_int<=data_delay_p;</pre>
639	
640	elsif(Detector0En_p='1' and (FTout(0)=zero or FTout(1)=zero or FTout(2)=zero))then
641	for i in 0 to p-1 loop
642	if (FTout(i)=zero) then
643	<pre>data_out_int(m-l-counter_p)((i+1)*GFPower-l downto (i*GFPower))<=correction(i);</pre>
644	- end if;
645	end loop;
646	- end if;
647	end process;
648	
649	etart Xfering data outetart

Figure 4–59: Correction process of Chien search and correction component.



Figure 4–60: Final output process of Chien search and correction component.

are equal to $(p \cdot GFPower)$. Second, the basic parameters have to be revised based on p. Notice that, "chienLength" is always forced to be larger than "lamLength" (= 16) and divisible by p. Therefore, "chienLength" is equal to 20 for p = 5 and "chienLength" is equal to 30 for p = 15. The

```
1
        library ieee;
 2
        use ieee.std_logic_ll64.all;
use ieee.std logic unsigned.all;
 3
      entity LowLatRSdec_n255k225 is
 5
      port (reset_n: in std_logic;
 6
            clk: in std logic;
 7
            data_in: in std_logic_vector(23 downto 0); --three 8-bit received-words
            input strobe: in std logic; --the signal which activates decoding process.
output strobe:out std logic; --the signal which indicates outputs are ready to be sent out
 8
9
10
            data_out: out std_logic_vector(23 downto 0); --three 8-bit correction-words
11
            synd_calc_done_out: out std_logic;
12
            startChien out: out std logic;
13
            dec_done:out std_logic);
      Lend;
14
15
      architecture RTL of LowLatRSdec_n255k225 is
        signal synd_calc_done:std_logic; --indicates syndrome computing has been done
signal error_present:std_logic; --indicate if there is any error in received-words
signal syndrome: std_logic_vector (239 downto 0); --(s_r&s_r-l&s_r-2&...&s_l&s_0)
signal startChien:std_logic; --activate Chien Search
16
17
18
19
        signal lambda_poly:std_logic_vector(127 downto 0); --error locator polynomial. MSB is on the Left
signal omega_poly:std_logic_vector(119 downto 0); --error evaluator polynomial. MSB is on the Left
signal dec_done_int:std_logic; --intermediate signal for dec_done
20
21
22
23
24
25
26
27
28
      component LowLatRSdec_n255k225_p3_syn
      clk: in std_logic;
            input strobe: in std logic;
            synd_calc_done: out std_logic;
29
            error_present_out:out std_logic;
30
            syndrome out: out std logic vector (239 downto 0)
            );-- 30 syndromes and each syndrome has 8 bits=>total 240 bits
31
32
        end component;
      component LowLatRSdec_n255k225_p3_bm --key equation solver (berlekamp-Massey Algorithm)
33
34
      port (reset: in std_logic;
35
36
            clk: in std_logic;
            synd calc done: in std logic;
            startChien_p: out std logic;
error_present:in std_logic;
37
38
            syndrome: in std_logic_vector (239 downto 0);--30*8=240
lambda_poly:out std_logic_vector(127 downto 0);--error locator polynomial 16*8=128
39
40
41
            omega_poly: out std_logic_vector(119 downto 0) --error evaluator polynomial 15*8=120
42
            ):
43
        end component;
44
      component LowLatRSdec_n255k225_p3_chienNcorrect --chien search, error evaluation and correction
45
46
      47
48
49
            data_input_strobe:in std_logic;
            startChien: in std_logic;
omega_poly: in std_logic_vector(119 downto 0);
lambda_poly: in std_logic_vector(127 downto 0);
50
            data_in:in std_logic_vector(23 downto 0);
dec done p:out std logic;
51
52
53
            output_strobe:out std_logic;
54
55
            data_out_p:out std_logic_vector(23 downto 0));
         end component;
56
57
58
        begin
        syndrome_cal: LowLatRSdec_n255k225_p3_syn
          port map(reset=>reset n,
      É
59
                   data_in=>data_in,
60
61
                    clk=>clk,
                    input_strobe=>input_strobe,
62
                    synd_calc_done=>synd_calc_done,
63
                    error present out=>error present,
syndrome_out=>syndrome);
64
65
        BMSolver: LowLatRSdec n255k225 p3 bm
66
67
            port map(reset=>reset n,
      Ē
            clk=>clk,
68
            synd_calc_done=>synd_calc_done,
69
70
            startChien_p=>startChien,
error_present=>error_present,
71
72
            syndrome=>syndrome,
            lambda_poly=>lambda_poly,
73
74
75
76
77
78
79
            omega poly=>omega poly);
        ChienNCorrect: LowLatRSdec_n255k225_p3_chienNcorrect
            port map(reset=>reset_n,
      Ξ
            clk=>clk,
            data_input_strobe=>input_strobe,
            startChien=>startChien,
omega_poly=>omega_poly,
80
            lambda_poly=>lambda_poly,
81
            data_in=>data_in,
            dec_done_p=>dec_done_int,
output_strobe=>output_strobe,
82
83
84
            data_out_p=>data_out);
85
86
        synd_calc_done_out<=synd_calc_done;</pre>
87
         startChien_out<=startChien;
88
        dec_done<=dec_done_int;
end architecture;
89
```

Figure 4–61: Top file of low-latency RS(255, 225) decoder with p = 3.

change of the basic parameters actually adjusts most of parts in this component correspondingly. Third, IDFT function has to change following the formula $IDFTout(i) = \sum_{j=0}^{p-1} \rho^{-j \cdot i} f_j$. Forth, the expression of "**Chien_sum(i)**" needs to be revised due to the size change in "**chienLength**".

Top File. The only thing to revise is the sizes of input received-words and output correction words included in a port declaration and component instantiations.

4.5 Synthesis and Simulations Results for the Decoder

This section includes both FPGA synthesis results and ASIC synthesis results. For better explanation, the conventional RS decoder can be thought as a low-latency RS decoder with p = 1 which has no DFT and IDFT components.

The FPGA used for synthesis is an Altera DE2-115 board, specifically Cyclone IV E with device number "EP4CE115F23C8L". The software used for synthesis and simulations is Quartus II 15.0. The comparison of synthesis and performance results among the conventional decoder and low-latency decoders with different p is shown in Table 4–5. The functional simulation results for decoders with each p value are shown Figure 4–62, 4–63 and 4–64. The timing simulation results are shown in Appendix D. The results have been verified with the low-latency decoder implemented in MATLAB. For better presentation, all data signals are represented in hexadecimal form. The received-words are produced by adding random errors to the code-words generated in Figure 4–25, 4–26 and 4–27. These errors mimic the data corruption happened in transmissions due to the noise effect in the channel.

It is easy to see that the simulation results generated by low-latency decoders (Figure 4–62, 4–63 and 4–64) are consistent with Figure 4–25, 4–26 and 4–27. Moving on to Table 4–5, the clock cycles used by the low-latency decoders are dramatically decreased compared to the conventional one. It is

RS(255, 225) Decoders with Error-Correction Capacity 15					
Implemented using Altera DE2-115 FPGA					
Decoder	ware Costs				
Name	Cycles	Frequency	Registers	Combinational	
		(MHz)		Logic	
Conventional RS Decoder	546	78.60	5791	7102	
Low-Latency RS Decoder $(p = 3)$	206	78.77	5981	8667	
$\begin{array}{ c c c } Low-Latency RS \\ Decoder (p=5) \end{array}$	138	72.94	6363	10954	
Low-Latency RS Decoder $(p = 15)$	71	69.74	7418	17639	

Table 4–5: Comparison FPGA synthesis results for different decoders.



Figure 4–62: Functional simulation of low-latency RS(255, 225) decoder with p = 3.

expected that the clock number change is not simply proportional to p as the low-latency encoders do, because the same BM algorithm is used in all lowlatency and conventional decoders and does not speed up. It should be noticed that all the tests in this section correct the errors on parity bits, too. As we discussed in Step 5 (the modified Chien search) in Section 3.2.2, if we only correct transmission errors on message part of the code-words, which is also a



Figure 4–63: Functional simulation of low-latency RS(255, 225) decoder with p = 5.



Figure 4–64: Functional simulation of low-latency RS(255, 225) decoder with p = 15.

common case in real life, the number of roots used to find error locations would be further reduced by (n-k)/p. Equivalently, the clock cycles would be further reduced by (n-k)/p. As for hardware cost, the results are reasonal as well. On one hand, the increase in hardware cost was relatively small for p raising, which proved one of the major features that asserted in [17]. On the other hand, the hardware cost of the low-latency decoder with p = 15 still reaches a significant level. These results can be interpreted with two facts. First, as the conventional RS decoders have a very complicated structure already, the added DFT and IDFT components did not affect the hardware cost as much as those in the encoders did. Second, as the conventional error-evaluation

RS(255, 225) Decoders with Error-Correction Capacity 15						
65 nm TSMC						
Encoder	Area	Power	Max	Data		
Name	(μm^2)	Comsumption	Frequency	Rate		
		(mW)	GHz	Gbps		
Conventional RS Decoder	$1.60 \cdot 10^5$	77.60	0.895	7.16		
Low-Latency RS Decoder $(p = 3)$	$1.03 \cdot 10^5$	32.91	0.886	21.3		
Low-Latency RS Decoder $(p = 5)$	$1.08 \cdot 10^5$	43.41	0.880	35.2		
Low-Latency RS Decoder $(p = 15)$	$2.52 \cdot 10^5$	145.22	0.877	105.24		

Table 4–6: Comparison of ASIC synthesis results for different decoders.

circuit is simply replicated by p times to generate p error-values at each clock, these extra replicated circuits cost more hardware with larger p. The results of maximum clock frequency also satisfy the expectation. As p raises, the DFT and IDFT become more complicated and thus the critical path get increased, which leads to smaller maximum clock frequency.

The technology used for ASIC synthesis is 65 nm TSMC and the results are shown in Table 4–6. Compared to the FPGA synthesis, the maximum clock frequency have a very similar trend. The results for data rate are also expected and they are directly proportional to p due to p-parallel input circuits. Specifically, it can reach more than 100 Gbps for p = 15. The area results for low-latency RS decoders are consistent with their hardware costs from FPGA synthesis. However, one exception of this consistence is that conventional RS decoder has a very large area in ASIC synthesis, whereas in FPGA synthesis it costs almost the same amount of hardware as low-latency RS decoder with p = 3. It should be noted that this same scenario also happens in the encoder part (Section 4.3). Similarly, there are two possible reasons. First, a number of logic elements are omitted when the long sequential circuits such as the Chien search, are split into p shorter ones. Second, the rules of ASIC routing may result in a larger area for the longer sequential structure, which is a subject to confirm in the future work. The power consumption results are reasonable. Just like the explanation based on the formula $P = CV^2FA$ that is stated in the encoder section (Section 4.3), the results are mainly following the trend of area as the change in hardware cost is large, whereas the clock frequency difference is relatively small. One thing should be noted is that, the power consumption for p = 15 reaches more than 145 mw, which may not fit in some applications of short-reach optical communication.

In conclusion, low-latency RS decoders can efficiently speed up the decoding process without heavily increasing the hardware cost. However, the power consumption can possibly be a concern to some specific applications if the p is very large.

CHAPTER 5 Conclusion

In this thesis, ECC in short-reach optical communication is introduced, which leads to a discussion of latency challenge. After briefly looking into current solutions, a novel class of GRS codes developed by Amin Shokrollahi in [17], that is, low-latency RS codes are studied in detail. Both the conventional and newly proposed low-latency RS coding algorithms are illustrated with details and examples. An implementation of low-latency encoders and decoders using the high-level coding technique in MATLAB are provided and analyzed. The best part of this MATLAB implementation is that it was designed for almost any arbitrary parameters of low-latency RS codes. The BER performance was also verified for low-latency RS(255, 225) codes using MAT-LAB Communication System Toolbox. However, due to the limit of testing conditions, we can only prove that its BER is lower than 10^{-8} . After MAT-LAB implementation, low-latency RS(255, 225) encoders and decoders with p = (3, 5, 15) were built in VHDL. All the details of VHDL implementation are examined in Chapter 4 along with the synthesis and performance results. The results suggest that low-latency RS encoder can reduce the latency by a factor of almost p, compared to conventional RS encoders. However, although the hardware cost of a low-latency RS encoder is still relatively small, its increasing ratio is large. The reason can be explained in term of the structures. A low-latency RS encoder or decoder is essentially made by breaking a conventional RS encoder or decoder into p parts and connecting them to DFTs and IDFTs. As the hardware cost of the conventional RS encoder is very small, the hardware costs of the DFT and IDFT components which are proportional to p, dominate the total hardware cost. The situation in low-latency decoder implementation is very different because the conventional RS decoder is much more complicated. The results show that clock cycles have been largely reduced with only a relatively small increase in hardware cost. Specific to the comparison between the conventional RS decoder and low-latency RS decoder with p = 15, the clock cycles is reduced by a factor 769% and its hardware cost is only increased by 57.5%. Power performance is also studied through ASIC synthesis. Although low-latency RS encoders consume much more energy compared to the conventional RS encoder, the increase in power consumption of low-latency RS decoders is very small with respect to p growth.

The future work of this research focuses on two aspects. One aspect is to improve the key equation solver in the decoding process. Currently, all encoding and decoding processes except the key equation solver can run in p parallel. This bottleneck is much desired to be solved. Marc Fossorier has developed a new algorithm in [28] recently. The original BM algorithm is modified based on Gaussian elimination so that two discrepancies can be computed in parallel at each step. It is very promising to integrate this algorithm into low-latency RS decoders. The other aspect is to build a generator which can automatically construct low-latency RS encoders and decoders with arbitrary parameters. Usability is also a significant factor for a type of ECC to be widespread. So far, even with the existing VHDL codes of low-latency RS(255, 225)encoders and decoders, it is still inconvenient to construct low-latency codes with different parameters, especially when k and r are not divisible by p (details in Section 3.4). Therefore, work should be done to standardize all the procedures so that low latency RS encoders and decoders can be generated with only user-defined parameter inputs.

Appendix A

Due to the space limit, the following is only the parts of the novel lowlatency RS encoder with p = 5 that are different from the implementation for p = 3. The explanation are given in Section 4.2.2.



Figure 5–1: Set up for p = 5

128	DFT function (Fourier Transform)
129	Efunction DFT (a,b,c,d,e: in Galois Field element) return FTout type is variable DFTout: FTout type;
130	E begin
131	DFTout(0) := add(add(a,b), add(d,e)), c);
132	DFTout (1) :=add (add (a, mul (q, b)), add (mul (d, q3), mul (e, q4))), mul (c, q2));
133	DFTout (2) :=add (add (a, mul (q2, b)), add (mul (d, q), mul (e, q3))), mul (c, q4));
134	DFTout(3):=add(add(a,mul(q3,b)),add(mul(d,q4),mul(e,q2))),mul(c,q));
135	DFTout (4) :=add (add (a, mul (q4, b)), add (mul (d, q2), mul (e, q))), mul (c, q3));
136	return DFTout;
137	-end function DFT;
138	IDFT function (Inverse Fourier Transform)
139	function IDFT (a,b,c,d,e: in Galois_Field_element) return FTout_type is variable IDFTout: FTout_type;
140	📮 begin
141	<pre>IDFTout (0) :=add (add (add (a,b), add (d,e)),c);</pre>
142	<pre>IDFTout(1):=add(add(a,mul(q4,b)),add(mul(d,q2),mul(e,q))),mul(c,q3));</pre>
143	<pre>IDFTout(2):=add(add(ad(a,mul(q3,b)),add(mul(d,q4),mul(e,q2))),mul(c,q));</pre>
144	<pre>IDFTout(3):=add(add(a,mul(q2,b)),add(mul(d,q),mul(e,q3))),mul(c,q4));</pre>
145	<pre>IDFTout(4):=add(add(a,mul(q,b)),add(mul(d,q3),mul(e,q4))),mul(c,q2));</pre>
146	return IDFTout;
147	-end function IDFT;

Figure 5–2: Defining functions for p = 5

151	LFSR0: LowLatRSenc_LFSR_n51k45
152	<pre>port map(reset n=>reset n,</pre>
153	data in=>DFTout(0),
154	clk=>clk,
155	input strobe=>input strobe,
156	α0=>"00001111",
157	g1=>"11110011".
158	g2=>"00011001".
159	g2 > 00011001 /
160	ge > 11011100 /
161	g1 > 1111100 , g5=>"11000100"
162	data out n=\LESPout(0)):
163	IFSD1: LowIat DSeng IFSD p51k45
164	port map(reset n=)reset n
165	data in=>DETout(1)
165	data_in=>Driout(i),
100	CIK=>CIK,
167	input_strobe=>input_strobe,
168	g0=>"11100111",
169	g1=>"00001011",
170	g2=>"10001101",
171	g3=>"10101110",
172	g4=>"11010111",
173	g5=>"10010101",
174	<pre>data_out_p=>LFSRout(1));</pre>
175	LFSR2: LowLatRSenc_LFSR_n51k45
176	<pre>port map(reset_n=>reset_n,</pre>
177	<pre>data_in=>DFTout(2),</pre>
178	clk=>clk,
179	input_strobe=>input_strobe,
180	g0=>"01111111",
181	gl=>"01111101",
182	g2=>"00111000",
183	g3=>"00011001",
184	q4=>"01111011",
185	q5=>"00110111",
186	- data out p=>LFSRout(2));
187	LFSR3: LowLatRSenc LFSR n51k45
188	
189	data in=>DFTout(3).
190	clk=>clk.
191	input strobe=>input strobe
192	<pre>diput_bologe / input_bologe, d0=>"10110110"</pre>
103	gl > 10110110 , gl=>"00011011"
193	g1=> 00011011 , g2=>"10100111"
105	g2=> 10100111 , g2=>"11001000"
195	g3=> 11001000 , g4=>#111110001#
196	g4=>*11110001*,
197	gs=>"01101110",
198	data_out_p=>LFSRout(3));
199	LFSR4: LOWLatkSenc_LFSR_n51K45
200	<pre>_port map(reset_n=>reset_n,</pre>
201	data_in=>DFTout(4),
202	clk=>clk,
203	input_strobe=>input_strobe,
204	g0=>"10000110",
205	gl=>"01000111",
206	g2=>"10100010",
207	g3=>"00001110",
208	g4=>"11100011",
209	g5=>"11011100",
210	<pre>data_out_p=>LFSRout(4));</pre>

Figure 5–3: Component Instantiations for p = 5

313	<pre>DFTout<=DFT(data_in((p*GFPower-33)downto(p*GFPower-40)), data_in((p*GFPower-25)downto(p*GFPower-32)),</pre>
314	<pre>data_in((p*GFPower-17) downto (p*GFPower-24)), data_in((p*GFPower-9) downto (p*GFPower-16)),</pre>
315	<pre>data in((p*GFPower-1)downto(p*GFPower-8)));</pre>
316	-

Figure 5–4: Preprocess for p = 5

Figure 5–5: LFSR basic parameters for p = 5

```
173
      process(reset_n,input_strobe,DoCalc_p,parity_reg_p,sum,g0,g1,g2,g3,g4,g5,xferPB_p)
174
       begin
           parity_reg<=parity_reg_p;
if(input_strobe='l') then
175
176
      Ξ
               for i in 0 to (2*errCap-1) loop
177
      \square
178
                  parity reg(i) <= (others=>'0');
179
               end loop;
180
      È
           elsif (DoCalc_p='1') then
181
               parity_reg(5) <= add (parity_reg_p(4), mul(sum, g5));</pre>
182
               parity_reg(4) <= add(parity_reg_p(3), mul(sum, g4));</pre>
183
               parity reg(3) <= add(parity reg p(2), mul(sum, g3));</pre>
184
               parity_reg(2) <= add(parity_reg_p(1), mul(sum, g2));</pre>
185
               parity_reg(1) \leq add(parity_reg_p(0), mul(sum, gl));
186
               parity_reg(0) <= mul(sum,g0);</pre>
187
      Ġ
            elsif (xferPB p='l') then
188
               for i in (2*errCap-1) downto 1 loop
      Ξ
189
                  parity_reg(i) <= parity_reg_p(i-1);</pre>
190
               end loop;
191
               parity_reg(0) <= (others=>'0');
192
            end if;
193
        end process;
```





Figure 5–7: Output control for p = 5
Appendix B

Due to the space limit, the following is only the parts of the novel lowlatency RS decoder with p = 5 that are different from the implementation for p = 3. The explanation are given in Section 4.4.2.

```
entity LowLatRSdec n255k225 p5 syn is
 5
 6
    _port (reset n: in std logic;
 7
         data_in: in std_logic_vector(39 downto 0); --5 * 8=40
8
         clk: in std logic;
9
         input strobe: in std logic;
10
         synd_calc_done: out std logic;
11
         error_present_out:out std_logic;
         syndrome_out: out std_logic_vector (239 downto 0) );
12
     Lend;
13
    □architecture RTL of LowLatRSdec_n255k225_p5_syn is
14
       -----basic parameters-----
15
                                      _____
16
      constant GFPower: integer:=8;
17
      constant N: integer:=255; --codeword length
      constant K: integer:=225; --message word length
18
19
      constant R: integer:=30; --parity bits length =255-225
20
      constant m: integer:=51; --m=N/p=255/5=51
      constant t: integer:=45; --t=K/p=225/5=45
21
      constant L: integer:=6; --L=R/p=30/5=6
22
23
      constant p: integer:=5;--speed-up coefficient
24
      constant bitNum: integer:=p*GFpower;
```

Figure 5–8: Set up of syndrome component for p = 5

162	DFT function (Fourier Transform)
163	<pre>ifunction DFT (a,b,c,d,e: in Galois_Field_element) return FTout_type is variable DFTout: FTout_type;</pre>
164	E begin
165	DFTout (0) := add (add (add (a,b), add (d,e)), c);
166	DFTout (1) := add (add (add (a, mul (q, b)), add (mul (d, q3), mul (e, q4))), mul (c, q2));
167	DFTout (2) :=add (add (add (a, mul (q2, b)), add (mul (d, q), mul (e, q3))), mul (c, q4));
168	DFTout (3) :=add (add (add (a, mul (q3, b)), add (mul (d, q4), mul (e, q2))), mul (c, q));
169	DFTout (4) :=add (add (add (a, mul (q4, b)), add (mul (d, q2), mul (e, q))), mul (c, q3));
170	return DFTout;
171	end function DFT;



392	= process (initialize p,xferSyn p,intS p,syndrome p,error present p,intEP)	
393	begin	
394	syndrome<=syndrome_p;	
395	error_present<=error_present_p;	
396	if (initialize_p='l') then	
397	<pre>syndrome<=(others=>'0');</pre>	
398	error_present<='0';	
399	elsif (xferSyn_p='l') then	
400	syndrome<=intS_p(4)(5)&intS_p(3)(5)&intS_p(2)(5)&intS_p(1)(5)&intS_p(0)(5)&intS_p(4)(4)&	
401	intS_p(3)(4)& intS_p(2)(4) & intS_p(1)(4) & intS_p(0)(4) & intS_p(4)(3)& intS_p(3)(3) &	
402	intS_p(2)(3) & intS_p(1)(3) & intS_p(0)(3) & intS_p(4)(2) & intS_p(3)(2) & intS_p(2)(2) &	
403	intS_p(1)(2) & intS_p(0)(2)& intS_p(4)(1) & intS_p(3)(1) & intS_p(2)(1)& intS_p(1)(1) &	
404	intS_p(0)(1) & intS_p(4)(0)& intS_p(3)(0) & intS_p(2)(0) & intS_p(1)(0) & intS_p(0)(0);	
405	error_present<=intEP(0)(0) or intEP(0)(1) or intEP(0)(2) or intEP(0)(3) or intEP(0)(4) or intEP(0)(5) or	
406	intEP(1)(0) or intEP(1)(1) or intEP(1)(2) or intEP(1)(3) or intEP(1)(4) or intEP(1)(5) or	
407	intEP(2)(0) or intEP(2)(1) or intEP(2)(2) or intEP(2)(3) or intEP(2)(4) or intEP(2)(5) or	
408	intEP(3)(0) or intEP(3)(1) or intEP(3)(2) or intEP(3)(3) or intEP(3)(4) or intEP(3)(5) or	
409	intEP(4)(0) or intEP(4)(1) or intEP(4)(2) or intEP(4)(3) or intEP(4)(4) or intEP(4)(5);	
410	end if;	
411	end process;	

Figure 5–10: Final output of syndrome component for p = 5

5	<pre>entity LowLatRSdec_n255k225_p5_chienNcorrect is</pre>
6	<pre>port (reset: in std_logic;</pre>
7	clk: in std_logic;
8	data_input_strobe:in std_logic;
9	startChien: in std_logic;
10	<pre>omega_poly: in std_logic_vector(119 downto 0);</pre>
11	<pre>lambda_poly: in std_logic_vector(127 downto 0);</pre>
12	<pre>data_in:in std_logic_vector(39 downto 0);</pre>
13	<pre>dec_done_p:out std_logic;</pre>
14	output_strobe:out std_logic;
15	<pre>data_out_p:out_std_logic_vector(39 downto 0));</pre>
16	end;
17	
18	architecture RTL of LowLatRSdec n255k225 p5 chienNcorrect is
19	basic parameters
19 20	<pre>basic parameters constant GFPower: integer:=8;</pre>
19 20 21	basic parameters constant GFPower: integer:=8; constant N: integer:=255;codeword length
19 20 21 22	basic parameters constant GFPower: integer:=8; constant N: integer:=255;codeword length constant K: integer:=225;message word length
19 20 21 22 23	basic parameters constant GFPower: integer:=8; constant N: integer:=255;codeword length constant K: integer:=225;message word length constant R: integer:=30;parity bits length =255-225
19 20 21 22 23 24	basic parameters
19 20 21 22 23 24 25	basic parameters
19 20 21 22 23 24 25 26	<pre>basic parameters</pre>
19 20 21 22 23 24 25 26 27	basic parameters
19 20 21 22 23 24 25 26 27 28	basic parameters
19 20 21 22 23 24 25 26 27 28 29	<pre>basic parameters</pre>
19 20 21 22 23 24 25 26 27 28 29 30	<pre>basic parameters</pre>
19 20 21 22 23 24 25 26 27 28 29 30 31	<pre>basic parameters</pre>

Figure 5–11: Set up of Chien search and correction component for p = 5

319	
515	
320	<pre>function IDFT (a,b,c,d,e: in Galois_Field_element) return FTout_type is variable IDFTout: FTout_type;</pre>
321	E begin
322	<pre>IDFTout(0) :=add(add(a,b),add(d,e)),c);</pre>
323	<pre>IDFTout(1):=add(add(a,mul(q4,b)),add(mul(d,q2),mul(e,q))),mul(c,q3));</pre>
324	<pre>IDFTout(2):=add(add(a,mul(q3,b)),add(mul(d,q4),mul(e,q2))),mul(c,q));</pre>
325	<pre>IDFTout(3):=add(add(a,mul(q2,b)),add(mul(d,q),mul(e,q3))),mul(c,q4));</pre>
326	<pre>IDFTout(4):=add(add(a,mul(q,b)),add(mul(d,q3),mul(e,q4))),mul(c,q2));</pre>
327	return IDFTout;
328	-end function IDFT;

Figure 5–12: IDFT function of Chien search and correction component for p=5

```
549
     process (Chien_product_p)
     begin
for
550
551
          for i in 0 to (p-1) loop
     \Box
             Chien_sum(i) <= add(add(Chien_product_p(i),Chien_product_p(i+p)),</pre>
552
553
                             add(Chien_product_p(i+2*p),Chien_product_p(i+3*p)));
          end loop;
554
555
       end process;
556
557
       FTout<= IDFT(Chien_sum(0), Chien_sum(1), Chien_sum(2), Chien_sum(3), Chien_sum(4));</pre>
--
```

Figure 5–13: Chien sum of syndrome component for p = 5

Appendix C

The following figures show the timing simulation results corresponding to the low-latency RS encoders described in Section 4.3.



Figure 5–14: Timing simulation of low-latency RS(255, 225) encoder with p = 3



Figure 5–15: Timing simulation of low-latency RS(255, 225) encoder with p = 5



Figure 5–16: Timing simulation of low-latency RS(255, 225) encoder with p = 15

Appendix D

The following figures show the timing simulation results corresponding to the low-latency RS decoders described in Section 4.5.



Figure 5–17: Timing simulation of low-latency RS(255, 225) decoder with p = 3



Figure 5–18: Timing simulation of low-latency RS(255, 225) decoder with p = 5



Figure 5–19: Timing simulation of low-latency RS(255, 225) decoder with p = 15

References

- C. E. Shannon, "A mathematical theory of communication," The Bell System Technical Journal, vol. XXVII, no. 3, pp. 379–423, 1948.
- [2] R. W. Hamming, "Error detecting and error correcting codes," The Bell System Technical Journal, vol. XXIX, no. 2, pp. 147–160, 1950.
- [3] B. Sklar, *Digital Communications: Fundamentals and Applications*. Prentice-Hall, Upper Saddle River, 1988.
- [4] J. A. Alzubi, O. A. Alzubi, and T. M. Chen, Forward Error Correction Based on Algebraic-Geometric Theory. Springer, 2014.
- [5] M. Nakazawa, K. Kikuchi, and T. Miyazaki, *High Spectral Density Optical Communication Technologies*. Springer, 2010.
- [6] W. D. Grover, "Forward error correction in dispersionlimited lightwave systems," *IEEE Journal of Lightwave Technology*, vol. 6, no. 5, pp. 643– 645, 1988.
- [7] S. Yamamoto, H. Taga, N. Edagawa, and H. Wakabayashi, "Observation of BER degradation due to fading in long distance optical amplifier system," *IEEE Electronics Letters*, vol. 29, no. 2, pp. 209–210, 1993.
- [8] S. Yamamoto, H. Takahira, and M. Tanaka, "5 Gbit/s optical transmission terminal equipment using forward error correcting code and optical amplifier," *IEEE Electronics Letters*, vol. 30, no. 3, pp. 254–255, 1994.
- [9] O. A. Sab and J. Fang, "Concatenated forward error correction schemes for long-haul DWDM optical transmission systems," in 25th European Conference on Optical Communication (ECOC), 1999.
- [10] A. Puc, F. Kerfoot, A. Simons, and D. L. Wilson, "Concatenated FEC experiment over 5000 km long straight line WDM test bed," in *The Optical Networking and Communication Conference and Exhibition*, 1999.
- [11] F. Aznar, S. Celma, and B. Calvo, CMOS Receiver Front-ends for Gigabit Short-Range Optical Communications. Springer, 2013.
- [12] C. Kachris and I. Tomkos, "A survey on optical interconnects for data centers," *IEEE Communications Surveys and Tutorials*, vol. 14, no. 4, 2012.

- [13] S. Lee, C. Choi, and H. Lee, "Two-parallel Reed-Solomon based FEC architecture for optical communications," *IEICE Electronics Express*, vol. 5, no. 10, pp. 374–380, 2008.
- [14] J. D. Lee and M. H. Sunwoo, "Three-parallel Reed-Solomon Decoder using S-DCME for high-speed communications," *Journal of Signal Pro*cessing Systems, vol. 66, pp. 15–24, 2012.
- [15] R. Zhou, R. L. Bidan, R. Pyndiah, and A. Goalic, "Low-complexity highrate Reed-Solomon block turbo codes," *IEEE Transactions on communications*, vol. 55, no. 9, pp. 1656–1660, 2007.
- [16] P. P. Ankolekar, R. Isaac, and J. W. Bredow, "Multibit error-correction methods for latency-constrained flash memory systems," *IEEE Transacti*ons on Device and Materials Reliability, vol. 10, no. 1, pp. 33–39, 2010.
- [17] A. Shokrollahi, "A class of generalized RS-codes with faster encoding and decoding algorithms," in 2013 Information Theory and Applications Workshop (ITA), 2013.
- [18] I. S. Reed and G. Solomon, "Polynomial codes over certain fields," Journal of the Society for Industrial and Applied Mathematics, vol. 8, pp. 300–304, 1960.
- [19] W. C. Huffman and V. Pless, Fundamentals of Error-Correcting Codes. Cambridge University Press, 2003.
- [20] S. Lin and D. J. Costello, Error Control Coding: Fundamentals and Applications. Pearson-Prentice Hall, 2004.
- [21] Y. Jiang, A Practical Guide to Error-Control Coding. Artech House, 2010.
- [22] J. Massey, "Shift-register synthesis and bch decoding," IEEE Communications Surveys and Tutorials, vol. 15, pp. 122–127, 1969.
- [23] T. K. Moon, Error Control Coding: Mathematical Methods and Algorithms. John Wiley and Sons, 2005.
- [24] G. D. Forney, "On decoding BCH codes," IEEE Transaction on Information Theory, vol. IT-11, pp. 549–557, 1965.
- [25] G. L. Guardia, "Asymmetric quantum Reed-Solomon and generalized Reed-Solomon codes," *Quantum Information Processing*, vol. 11, no. 2, pp. 591–604, 2012.
- [26] V. Glavac, "A VHDL code generator for Reed-Solomon encoders and decoders," Master's thesis, Concordia University, Montreal, Quebec, Canada, April 2003.

- [27] S. B. Wicker, Error Control Systems for Digital Communication and Storage. Englewood Cliffs, Prentice Hall, 1995.
- [28] M. Fossorier, "Gaussian elimination decoding of t-error correcting Reed-Solomon codes in t steps and $o(t^2)$ complexity," *IEEE Communications Letters*, vol. 19, no. 7, 2015.